|
English
|
正體中文
|
简体中文
|
總筆數 :2856704
|
|
造訪人次 :
53693290
線上人數 :
1346
教育部委託研究計畫 計畫執行:國立臺灣大學圖書館
|
|
|
"hsieh hsieh hung"的相關文件
顯示項目 1-10 / 34 (共4頁)
1 2 3 4 > >>
每頁顯示[10|25|50]項目
| 國立臺灣大學 |
2011 |
Experimental 5-GHz RF frontends for ultra-low-voltage and ultra-low-power operations
|
Hsieh, Hsieh-Hung; Chen, Huan-Sheng; Hung, Ping-Hsi; Lu, Liang-Hung |
| 國立臺灣大學 |
2010 |
A differential Sallen-Key low-pass filter in amorphous-silicon technology
|
Wu, Chien-Han; Hsieh, Hsieh-Hung; Ku, Po-Chih; Lu, Liang-Hung |
| 國立臺灣大學 |
2010 |
An amorphous-silicon operational amplifier and its application to a 4-bit digital-to-analog converter
|
Tarn, Yi-Chuan; Ku, Po-Chih; Hsieh, Hsieh-Hung; Lu, Liang-Hung |
| 國立臺灣大學 |
2010 |
A low-power quadrature VCO and its application to a 0.6-V 2.4-GHz PLL
|
Lu, Chung-Ting; Hsieh, Hsieh-Hung; Lu, Liang-Hung |
| 國立臺灣大學 |
2010 |
A transimpedance amplifier with a tunable bandwidth in 0.18-μm CMOS
|
Chien, Chih-Kang; Hsieh, Hsieh-Hung; Chen, Huan-Sheng; Lu, Liang-Hung |
| 國立臺灣大學 |
2009 |
A 10 GHz Phase-Locked Loop With a Compact Low-Pass Filter in 0.18 um CMOS
|
Li, Sin-Jhih; Hsieh, Hsieh-Hung; Lu, Liang-Hung |
| 國立臺灣大學 |
2009 |
A 0.6 V low-power wide-range delay-locked loop in 0.18 ?m CMOS
|
Lu, Chung-Ting; Hsieh, Hsieh-Hung; Lu, Liang-Hung |
| 國立臺灣大學 |
2009 |
An experimental ultra-low-voltage demodulator in 0.18 ?m CMOS
|
Lai, Li-Shin; Hsieh, Hsieh-Hung; Weng, Po-Shuan; Lu, Liang-Hung |
| 國立臺灣大學 |
2009 |
A 40-GHz low-noise amplifier with a positive-feedback network in 0.18-μm CMOS
|
Hsieh, Hsieh-Hung; Lu, Liang-Hung |
| 國立臺灣大學 |
2009 |
A V-band CMOS VCO with an admittance-transforming cross-coupled pair
|
Hsieh, Hsieh-Hung; Lu, Liang-Hung |
顯示項目 1-10 / 34 (共4頁)
1 2 3 4 > >>
每頁顯示[10|25|50]項目
|
