|
|
Taiwan Academic Institutional Repository >
Browse by Author
|
"hsiung p a"
Showing items 1-25 of 36 (2 Page(s) Totally)
1 2 > >>
View [10|25|50] records per page
| 臺大學術典藏 |
2020-05-04T08:06:33Z |
Introduction to the special issue on smart reconfigurable system modeling, design, and implementation
|
TEI-WEI KUO; Kuo, T.-W.; Hsiung, P.-A.;Chang, Y.-H.;Huang, C.-H.;Kuo, T.-W.; Hsiung, P.-A.; Chang, Y.-H.; Huang, C.-H. |
| 臺大學術典藏 |
2020-05-04T08:04:43Z |
Message from the PDES-2005 chairs
|
SHIH-WEI LIAO; Hsiung, P.-A.; Yang, L.T.; Liao, S.-W.; Chaudhary, V.; Sha, E. |
| 臺大學術典藏 |
2018-09-10T15:32:51Z |
Introduction to the special issue on reconfigurable cyber-physical and embedded system design
|
Hsiung, P.-A.; Kuo, T.-W.; Chang, Y.-H.; Huang, C.-H.; Hsiung, P.-A.; Kuo, T.-W.; Chang, Y.-H.; Huang, C.-H.; TEI-WEI KUO |
| 臺大學術典藏 |
2018-09-10T15:32:50Z |
Introduction to the special issue on smart reconfigurable system modeling, design, and implementation
|
Hsiung, P.-A.; Chang, Y.-H.; Huang, C.-H.; Kuo, T.-W.; Hsiung, P.-A.; Chang, Y.-H.; Huang, C.-H.; Kuo, T.-W.; TEI-WEI KUO |
| 臺大學術典藏 |
2018-09-10T14:57:49Z |
Accelerating coverage estimation through partial model checking
|
Chen, Y.-R.;Yeh, J.-J.;Hsiung, P.-A.;Chen, S.-J.; Chen, Y.-R.; Yeh, J.-J.; Hsiung, P.-A.; Chen, S.-J.; SAO-JIE CHEN |
| 臺大學術典藏 |
2018-09-10T14:57:49Z |
Unified security and safety risk assessment - A case study on nuclear power plant
|
Chen, Y.-R.;Chen, S.-J.;Hsiung, P.-A.;Chou, I.-H.; Chen, Y.-R.; Chen, S.-J.; Hsiung, P.-A.; Chou, I.-H.; SAO-JIE CHEN |
| 臺大學術典藏 |
2018-09-10T09:22:15Z |
Congestion-aware scheduling for NoC-based reconfigurable systems
|
Chao, H.-L.; Chen, Y.-R.; Tung, S.-Y.; Hsiung, P.-A.; Chen, S.-J.; SAO-JIE CHEN |
| 臺大學術典藏 |
2018-09-10T08:42:21Z |
A tiling-scheme Viterbi decoder in Software Defined Radio for GPUs
|
Lin, C.-S.;Liu, W.-L.;Yeh, W.-T.;Chang, L.-W.;Hwu, W.-M.W.;Chen, S.-J.;Hsiung, P.-A.; Lin, C.-S.; Liu, W.-L.; Yeh, W.-T.; Chang, L.-W.; Hwu, W.-M.W.; Chen, S.-J.; Hsiung, P.-A.; SAO-JIE CHEN |
| 臺大學術典藏 |
2018-09-10T08:42:21Z |
A novel low-power 64-point pipelined FFT/IFFT processor for OFDM applications
|
Yu, C.;Liao, Y.-T.;Yen, M.-H.;Hsiung, P.-A.;Chen, S.-J.; Yu, C.; Liao, Y.-T.; Yen, M.-H.; Hsiung, P.-A.; Chen, S.-J.; SAO-JIE CHEN |
| 臺大學術典藏 |
2018-09-10T08:42:21Z |
A low-power 64-point pipeline FFT/IFFT processor for OFDM applications
|
Yu, C.;Yen, M.-H.;Hsiung, P.-A.;Chen, S.-J.; Yu, C.; Yen, M.-H.; Hsiung, P.-A.; Chen, S.-J.; SAO-JIE CHEN |
| 臺大學術典藏 |
2018-09-10T08:14:42Z |
Formal modeling and verification for Network-on-chip
|
Chen, Y.-R.;Su, W.-T.;Hsiung, P.-A.;Lan, Y.-C.;Hu, Y.-H.;Chen, S.-J.; Chen, Y.-R.; Su, W.-T.; Hsiung, P.-A.; Lan, Y.-C.; Hu, Y.-H.; Chen, S.-J.; SAO-JIE CHEN |
| 臺大學術典藏 |
2018-09-10T08:14:42Z |
Design of a low power Viterbi decoder for wireless communication applications
|
Chen, C.-J.;Yu, C.;Yen, M.-H.;Hsiung, P.-A.;Chen, S.-J.; Chen, C.-J.; Yu, C.; Yen, M.-H.; Hsiung, P.-A.; Chen, S.-J.; SAO-JIE CHEN |
| 臺大學術典藏 |
2018-09-10T08:14:42Z |
ARAL-CR: An adaptive reasoning and learning cognitive radio platform
|
Chen, S.-J.;Hsiung, P.-A.;Yu, C.;Yen, M.-H.;Sezer, S.;Schulte, M.;Hu, Y.-H.; Chen, S.-J.; Hsiung, P.-A.; Yu, C.; Yen, M.-H.; Sezer, S.; Schulte, M.; Hu, Y.-H.; SAO-JIE CHEN |
| 臺大學術典藏 |
2018-09-10T07:36:34Z |
A 900 MHz to 5.2 GHz dual-loop feedback multi-band LNA
|
Lin, J.-W.;Yen, D.-T.;Hu, W.-Y.;Chu, Y.;Yen, M.-H.;Hsiung, P.-A.;Chen, S.-J.; Lin, J.-W.; Yen, D.-T.; Hu, W.-Y.; Chu, Y.; Yen, M.-H.; Hsiung, P.-A.; Chen, S.-J.; SAO-JIE CHEN |
| 臺大學術典藏 |
2018-09-10T07:36:33Z |
Parallel implementation of convolution encoder for software defined radio on DSP architecture
|
SAO-JIE CHEN; Hu, Y.H.; Lin, J.-C.;Yu, C.;Yen, M.-H.;Hsiung, P.-A.;Chen, S.-J.;Hu, Y.H.; Lin, J.-C.; Yu, C.; Yen, M.-H.; Hsiung, P.-A.; Chen, S.-J. |
| 臺大學術典藏 |
2018-09-10T07:36:33Z |
Design of a high-speed bloc k interleaving/deinterleaving architecture for wireless communication applications
|
Yu, C.;Yen, M.-H.;Hsiung, P.-A.;Chen, S.-J.; Yu, C.; Yen, M.-H.; Hsiung, P.-A.; Chen, S.-J.; SAO-JIE CHEN |
| 臺大學術典藏 |
2018-09-10T07:03:32Z |
ICOS: An intelligent concurrent objectoriented synthesis methodology for multiprocessor systems
|
Hsiung, P.-A.; Chen, C.-H.; Lee, T.-Y.; Chen, S.-J.; SAO-JIE CHEN |
| 臺大學術典藏 |
2018-09-10T06:30:41Z |
Modeling and automatic failure analysis of safety-critical systems using extended safecharts
|
Chen, Y.-R.; Hsiung, P.-A.; Chen, S.-J.; SAO-JIE CHEN |
| 臺大學術典藏 |
2018-09-10T06:26:10Z |
Exploiting hardware and software low power techniques for energy efficient co-scheduling in dynamically reconfigurable systems
|
Hsiung, P.-A.; Liu, C.-W.; CHIH-WEN LIU |
| 臺大學術典藏 |
2018-09-10T05:58:19Z |
PSM: An object-oriented synthesis approach to multiprocessor system design
|
Hsiung, P.-A.;Chen, S.-J.;Hu, T.-C.;Wang, S.-C.; Hsiung, P.-A.; Chen, S.-J.; Hu, T.-C.; Wang, S.-C.; SAO-JIE CHEN |
| 臺大學術典藏 |
2018-09-10T04:53:32Z |
Software platform for embedded software development
|
See, W.-B.; Hsiung, P.-A.; Lee, T.-Y.; Chen, S.-J.; See, W.-B.; Hsiung, P.-A.; Lee, T.-Y.; Chen, S.-J.; SAO-JIE CHEN |
| 臺大學術典藏 |
2018-09-10T04:32:53Z |
Framework approach for system on chip software development
|
See, W.-B.; Hsiung, P.-A.; Chen, S.-J.; SAO-JIE CHEN |
| 臺大學術典藏 |
2018-09-10T04:12:44Z |
VERTAF: An object-oriented application framework for embedded real-time systems
|
Hsiung, P.-A.; Lee, T.-Y.; See, W.-B.; Fu, J.-M.; Chen, S.-J.; SAO-JIE CHEN |
| 臺大學術典藏 |
2018-09-10T03:47:50Z |
Hardware-software multi-level partitioning for distributed embedded multiprocessor systems
|
Lee, T.-Y.; Hsiung, P.-A.; Chen, S.-J.; SAO-JIE CHEN |
| 臺大學術典藏 |
2018-09-10T03:47:50Z |
Formal verification of embedded real-time software in component-based application frameworks
|
Hsiung, P.-A.; See, W.-B.; Lee, T.-Y.; Fu, J.-M.; Chen, S.-J.; SAO-JIE CHEN |
Showing items 1-25 of 36 (2 Page(s) Totally)
1 2 > >>
View [10|25|50] records per page
|
