English  |  正體中文  |  简体中文  |  2814562  
???header.visitor??? :  27311133    ???header.onlineuser??? :  565
???header.sponsordeclaration???
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
???ui.leftmenu.abouttair???

???ui.leftmenu.bartitle???

???index.news???

???ui.leftmenu.copyrighttitle???

???ui.leftmenu.link???

"hsu hsin wu"???jsp.browse.items-by-author.description???

???jsp.browse.items-by-author.back???
???jsp.browse.items-by-author.order1??? ???jsp.browse.items-by-author.order2???

Showing items 1-4 of 4  (1 Page(s) Totally)
1 
View [10|25|50] records per page

Institution Date Title Author
國立交通大學 2018-08-21T05:56:55Z On Effective Flip-Chip Routing via Pseudo Single Redistribution Layer Hsu, Hsin-Wu; Chen, Meng-Ling; Chen, Hung-Ming; Li, Hung-Chun; Chen, Shi-Hao
國立交通大學 2018-08-21T05:56:51Z Area-I/O RDL Routing for Chip-Package Codesign Considering Regional Assignment Lin, Kun-Sheng; Hsu, Hsin-Wu; Lee, Ren-Jie; Chen, Hung-Ming
國立交通大學 2014-12-12T01:46:32Z 晶片-封裝-印刷電路板的介面設計之演算法 徐欣吳; Hsu, Hsin-Wu; 陳宏明; Chen, Hung-Ming
國立交通大學 2014-12-08T15:31:02Z Board- and Chip-Aware Package Wire Planning Lee, Ren-Jie; Hsu, Hsin-Wu; Chen, Hung-Ming

Showing items 1-4 of 4  (1 Page(s) Totally)
1 
View [10|25|50] records per page