|
"hu v p h"的相關文件
顯示項目 1-5 / 5 (共1頁)
1
每頁顯示[10|25|50]項目
| 臺大學術典藏 |
2021-07-21T23:21:31Z |
Influence of Channel Doping on Junctionless and Negative Capacitance Junctionless Transistors
|
Gupta, Manish; Hu, V. P.H. |
| 臺大學術典藏 |
2021-05-05T03:31:09Z |
Energy-Efficient Monolithic 3-D SRAM Cell with BEOL MoS2FETs for SoC Scaling
|
Hu, V.P.-H.; Su, C.-W.; Lee, Y.-W.; Ho, T.-Y.; Cheng, C.-C.; Chen, T.-C.; Hung, T.Y.-T.; Li, J.-F.; Chen, Y.-G.; Li, L.-J.; VITA PI-HO HU |
| 臺大學術典藏 |
2021-04-21T23:30:01Z |
3D integration of vertical-stacking of MoS2and Si CMOS featuring embedded 2T1R configuration demonstrated on full wafers
|
Su, C. J.; Huang, M. K.; Lee, K. S.; Hu, V. P.H.; Ying-Fang Huang; Zheng, B. C.; Yao, C. H.; Lin, N. C.; Kao, K. H.; Hong, T. C.; Sung, P. J.; Wu, C. T.; Yu, T. Y.; Lin, K. L.; Tseng, Y. C.; Lin, C. L.; Lee, Y. J.; Chao, T. S.; Li, J. Y.; Wu, W. F.; Shieh, J. M.; Wang, Y. H.; Yeh, W. K. |
| 臺大學術典藏 |
2020-08-23T15:39:10Z |
Analysis of GeOI FinFET 6T SRAM cells with variation-tolerant WLUD read-assist and TVC write-assist
|
Fan, M.-L.; Su, P.; Chuang, C.-T.; 胡壁合; Hu, V.P.-H. |
| 國立成功大學 |
2020 |
3D integration of vertical-stacking of MoS2and Si CMOS featuring embedded 2T1R configuration demonstrated on full wafers
|
Su, C.J.;Huang, M.K.;Lee, K.S.;Hu, V.P.H.;Huang, Y.F.;Zheng, B.C.;Yao, C.H.;Lin, N.C.;Kao, Kao K.H.;Hong, T.C.;Sung, P.J.;Wu, C.T.;Yu, T.Y.;Lin, K.L.;Tseng, Y.C.;Lin, C.L.;Lee, Y.J.;Chao, T.S.;Li, J.Y.;Wu, Wu W.F.;Shieh, J.M.;Wang, Y.H.;Yeh, W.K. |
顯示項目 1-5 / 5 (共1頁)
1
每頁顯示[10|25|50]項目
|
