|
|
???tair.name??? >
???browser.page.title.author???
|
"huang chao tsung"???jsp.browse.items-by-author.description???
Showing items 6-30 of 41 (2 Page(s) Totally)
1 2 > >>
View [10|25|50] records per page
| 臺大學術典藏 |
2007 |
VLSI DESIGN OF WAVELET TRANSFORM, ANALYSIS, ARCHITECTURE, AND DESIGN EXAMPLES
|
Chen, Liang-Gee; Huang, Chao-Tsung; Chen, Ching-Yeh; Cheng, Chih-Chi; Chen, Liang-Gee; Huang, Chao-Tsung; Chen, Ching-Yeh; Cheng, Chih-Chi |
| 國立臺灣大學 |
2006 |
Level C+ Data Reuse Scheme for Motion Estimation With Corresponding Coding Orders
|
Chen, Ching-Yeh; Huang, Chao-Tsung; Chen, Yi-Hau; Chen, Liang-Gee |
| 國立臺灣大學 |
2006 |
High-Performance JPEG 2000 Encoder With Rate-Distortion Optimization
|
Fang, Hung-Chi; Chang, Yu-Wei; Wang, Tu-Chih; Huang, Chao-Tsung; Chen, Liang-Gee |
| 國立臺灣大學 |
2006 |
System Analysis of VLSI Architecture for 5/3 and 1/3 Motion-Compensated Temporal Filtering
|
Chen, Ching-Yeh; Huang, Chao-Tsung; Chen, Yi-Hau; Chien, Shoa-Yi; Chen, Liang-Gee |
| 國立臺灣大學 |
2005-11 |
Multi-mode embedded compression codec engine for power-aware video coding system
|
Cheng, Chih-Chi; Tseng, Po-Chih; Huang, Chao-Tsung; Chen, Liang-Gee |
| 國立臺灣大學 |
2005-09 |
System analysis of VLSI architecture for motion-compensated temporal filtering
|
Chen, Ching-Yeh; Huang, Chao-Tsung; Chen, Yi-Hua; Lian, Chung-Jr; Chen, Liang-Gee |
| 國立臺灣大學 |
2005-05 |
Multiple-lifting scheme: memory-efficient VLSI implementation for line-based 2-D DWT
|
Cheng, Chih-Chi; Huang, Chao-Tsung; Tseng, Po-Chih; Pan, Chia-Ho; Chen, Liang-Gee |
| 國立臺灣大學 |
2005-05 |
Single reference frame multiple current macroblocks scheme for multi-frame motion estimation in H.264/AVC
|
Chen, Tung-Chien; Huang, Yu-Wen; Tsai, Chuan-Yung; Huang, Chao-Tsung; Chen, Liang-Gee |
| 臺大學術典藏 |
2005-05 |
Single reference frame multiple current macroblocks scheme for multi-frame motion estimation in H.264/AVC
|
Chen, Tung-Chien; Huang, Yu-Wen; Tsai, Chuan-Yung; Huang, Chao-Tsung; Chen, Liang-Gee; Chen, Tung-Chien; Huang, Yu-Wen; Tsai, Chuan-Yung; Huang, Chao-Tsung; Chen, Liang-Gee |
| 國立臺灣大學 |
2005-04 |
Analysis and VLSI architecture for 1-D and 2-D discrete wavelet transform
|
Huang, Chao-Tsung; Tseng, Po-Chih; Chen, Liang-Gee |
| 臺大學術典藏 |
2005-04 |
Analysis and VLSI architecture for 1-D and 2-D discrete wavelet transform
|
Huang, Chao-Tsung; Tseng, Po-Chih; Chen, Liang-Gee; Huang, Chao-Tsung; Tseng, Po-Chih; Chen, Liang-Gee |
| 國立臺灣大學 |
2005-03 |
Memory analysis of VLSI architecture for 5/3 and 1/3 motion-compensated temporal filtering
|
Huang, Chao-Tsung; Chen, Ching-Yeh; Chen, Yi-Hau; Chen, Liang-Gee |
| 國立臺灣大學 |
2005 |
針對離散小波轉換以及移動補償式時間濾波之積體電路架構設計與分析
|
黃朝宗; Huang, Chao-Tsung |
| 國立臺灣大學 |
2005 |
Advances in Hardware Architectures for Image and Video Coding—A Survey
|
Tseng, Po-Chih; Chang, Yung-Chi; Huang, Yu-Wen; Fang, Hung-Chi; Huang, Chao-Tsung; Chen, Liang-Gee |
| 國立臺灣大學 |
2005 |
VLSI Architecture for Lifting-based Shape-Adaptive Discrete Wavelet Transform with Odd-symmetric Filters
|
Huang, Chao-Tsung; Tseng, Po-Chih; Chen, Liang-Gee |
| 國立臺灣大學 |
2005 |
VLSI Architecture for Forward Discrete Wavelet Transform Based on B-spline Factorization
|
Huang, Chao-Tsung; Tseng, Po-Chih; Chen, Liang-Gee |
| 國立臺灣大學 |
2005 |
Generic RAM-based architectures for two-dimensional discrete wavelet transform with line-based method
|
Huang, Chao-Tsung; Tseng, Po-Chih; Chen, Liang-Gee |
| 國立臺灣大學 |
2005 |
Reconfigurable discrete wavelet transform processor for heterogeneous reconfigurable multimedia systems
|
Tseng, Po-Chih; Huang, Chao-Tsung; Chen, Liang-Gee |
| 國立臺灣大學 |
2004-05 |
B-spline factorization-based architecture for inverse discrete wavelet transform
|
Huang, Chao-Tsung; Tseng, Po-Chih; Chen, Liang-Gee |
| 國立臺灣大學 |
2004-05 |
Memory analysis and architecture for two-dimensional discrete wavelet transform
|
Huang, Chao-Tsung; Tseng, Po-Chih; Chen, Liang-Gee |
| 臺大學術典藏 |
2004-05 |
B-spline factorization-based architecture for inverse discrete wavelet transform
|
Huang, Chao-Tsung; Tseng, Po-Chih; Chen, Liang-Gee; Huang, Chao-Tsung; Tseng, Po-Chih; Chen, Liang-Gee |
| 國立臺灣大學 |
2004-02 |
81MS/s JPEG2000 single-chip encoder with rate-distortion optimization
|
Fang, Hung-Chi; Huang, Chao-Tsung; Chang, Yu-Wei; Wang, Tu-Chih; Tseng, Po-Chih; Lian, Chung-Jr; Chen, Liang-Gee |
| 臺大學術典藏 |
2004-02 |
81MS/s JPEG2000 single-chip encoder with rate-distortion optimization
|
Fang, Hung-Chi; Huang, Chao-Tsung; Chang, Yu-Wei; Wang, Tu-Chih; Tseng, Po-Chih; Lian, Chung-Jr; Chen, Liang-Gee; Fang, Hung-Chi; Huang, Chao-Tsung; Chang, Yu-Wei; Wang, Tu-Chih; Tseng, Po-Chih; Lian, Chung-Jr; Chen, Liang-Gee |
| 國立臺灣大學 |
2004 |
Flipping structure: an efficient VLSI architecture for lifting-based discrete wavelet transform
|
Huang, Chao-Tsung; Tseng, Po-Chih; Chen, Liang-Gee |
| 國立臺灣大學 |
2003-09 |
Hardware implementation of shape-adaptive discrete wavelet transform with the JPEG2000 defaulted (9,7) filter bank
|
Huang, Chao-Tsung; Tseng, Po-Chih; Chen, Liang-Gee |
Showing items 6-30 of 41 (2 Page(s) Totally)
1 2 > >>
View [10|25|50] records per page
|
