English  |  正體中文  |  简体中文  |  Total items :0  
Visitors :  53295632    Online Users :  912
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

"huang hsiang chou"

Return to Browse by Author
Sorting by Title Sort by Date

Showing items 1-2 of 2  (1 Page(s) Totally)
1 
View [10|25|50] records per page

Institution Date Title Author
淡江大學 1997-10 Novel architecture for two-dimensional high throughput rate real-time discrete cosine transform and the VLSI design 江正雄; Chiang, Jen-shiun; Huang, Hsiang-chou
淡江大學 1996-09-23 New architecture for high throughput-rate real-time 2-D DCT and the VLSI design Chiang, Jen-shiun; Huang, Hsiang-chou

Showing items 1-2 of 2  (1 Page(s) Totally)
1 
View [10|25|50] records per page