|
English
|
正體中文
|
简体中文
|
總筆數 :0
|
|
造訪人次 :
53239318
線上人數 :
1009
教育部委託研究計畫 計畫執行:國立臺灣大學圖書館
|
|
|
"huang j f"的相關文件
顯示項目 176-185 / 254 (共26頁)
<< < 13 14 15 16 17 18 19 20 21 22 > >>
每頁顯示[10|25|50]項目
| 國立臺灣科技大學 |
2014 |
Switched capacitor low-pass filter chip design for LTE wireless communication and mobile computing application
|
Lai, W.-C.;Huang, J.-F.;Chen, W.-C.;Chiu, T.-C. |
| 國立臺灣科技大學 |
2014 |
A low power frequency synthesizer chip with aperture phase detector and phase to analog converter
|
Lai, W.-C.;Huang, J.-F.;Fu, C.-H.;Chiu, Chiu C.C. |
| 國立臺灣科技大學 |
2013 |
Chip design of 5.2 GHz frequency synthesizer with a gate-to-source feedback Colpitts VCO
|
Lai, W.-C.;Huang, J.-F.;Chen, S.-Y. |
| 國立臺灣科技大學 |
2013 |
A time-interleaved pipelined ADC chip design for 4-G application
|
Huang, J.-F.;Lai, W.-C.;Lin, W.-J. |
| 國立臺灣科技大學 |
2013 |
A high performance continuous-time sigma-delta modulator with a 2 MHz bandwidth hybrid loop filter for wireless healthcare applications
|
Huang, J.-F.;Lai, W.-C.;Kao, F.-T.;Huang, K.-J.;Chen, K.-L.;Liu, R.-Y. |
| 國立臺灣科技大學 |
2013 |
An automatically tuneable antenna design with GPS dead reckoning switch for multiband laptop and mobile cellular phone applications to the human body
|
Huang, J.-F.;Lai, W.-C.;Yang, P.-G. |
| 國立臺灣科技大學 |
2013 |
Chip design of an 1V RF receiver front-end FOR 5.8-GHZ DSRC applications
|
Huang, J.-F.;Lai, W.C.;Jiangn, Y.-J. |
| 國立臺灣科技大學 |
2013 |
5.6-GHz fractional-N frequency synthesizer chip design with tunable Gm-C loop filter
|
Huang, J.-F.;Hsu, C.-M. |
| 國立臺灣科技大學 |
2013 |
Experimental RF characteristics of hot-carrier-stressed p-core dual-band VCO
|
Jang, S.-L.;Jain, S.;Huang, J.-F. |
| 國立臺灣科技大學 |
2013 |
Design of a compact printed double-sided dual-band dipole antenna by FDTD for WiFi application
|
Huang, J.-F.;Lai, W.-C. |
顯示項目 176-185 / 254 (共26頁)
<< < 13 14 15 16 17 18 19 20 21 22 > >>
每頁顯示[10|25|50]項目
|
