|
English
|
正體中文
|
简体中文
|
Total items :0
|
|
Visitors :
53241587
Online Users :
680
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
|
|
|
|
Taiwan Academic Institutional Repository >
Browse by Author
|
"huang jd"
Showing items 1-10 of 34 (4 Page(s) Totally)
1 2 3 4 > >>
View [10|25|50] records per page
| 國家衛生研究院 |
2017-08-30 |
Use of a Bayesian approach in the design and evaluation of NCE2s
|
Wang, CY;Chang, LC;Lin, MS;Hsiao, CF;Huang, JD |
| 國立交通大學 |
2014-12-08T15:47:21Z |
On circuit clustering for area/delay tradeoff under capacity and pin constraints
|
Huang, JD; Jou, JY; Shen, WZ; Chuang, HH |
| 國立交通大學 |
2014-12-08T15:44:59Z |
ALTO: An iterative area/performance tradeoff algorithm for LUT-based FPGA technology mapping
|
Huang, JD; Jou, JY; Shen, WZ |
| 國立交通大學 |
2014-12-08T15:44:00Z |
Unified functional decomposition via encoding for FPGA technology mapping
|
Jiang, JH; Jou, JY; Huang, JD |
| 國立交通大學 |
2014-12-08T15:27:48Z |
Lambda set selection in Roth-Karp decomposition for LUT-based FPGA technology mapping
|
SHEN, WZ; HUANG, JD; CHAO, SM |
| 國立交通大學 |
2014-12-08T15:27:45Z |
Compatible class encoding in Roth-Karp decomposition for two-output LUT architecture
|
Huang, JD; Joy, JY; Shen, WZ |
| 國立交通大學 |
2014-12-08T15:27:41Z |
An iterative area/performance trade-off algorithm for LUT-based FPGA technology mapping
|
Huang, JD; Jou, JY; Shen, WZ |
| 國立交通大學 |
2014-12-08T15:27:39Z |
BDD based lambda set selection in Roth-Karp decomposition for LUT architecture
|
Jiang, JH; Jou, JY; Huang, JD; Wei, JS |
| 國立交通大學 |
2014-12-08T15:27:20Z |
Compatible class encoding in hyper-function decomposition for FPGA synthesis
|
Jiang, JHR; Jou, JY; Huang, JD |
| 國立交通大學 |
2014-12-08T15:25:49Z |
Verification on port connections
|
Lee, GW; Wang, CY; Huang, JD; Jou, JY |
Showing items 1-10 of 34 (4 Page(s) Totally)
1 2 3 4 > >>
View [10|25|50] records per page
|
