|
"huang sheng chieh"的相關文件
顯示項目 81-91 / 91 (共4頁)
<< < 1 2 3 4
每頁顯示[10|25|50]項目
| 國立臺灣大學 |
1999-06 |
A novel image compression algorithm by using Log-Exp transform
|
Huang, Sheng-Chieh; Chen, Liang-Gee; Chang, Hao-Chieh |
| 臺大學術典藏 |
1999-06 |
A VLSI architecture design of VLC encoder for high data rate video/image coding
|
Chang, Hao-Chieh; Chen, Liang-Gee; Chang, Yung-Chi; Huang, Sheng-Chieh; Chang, Hao-Chieh; Chen, Liang-Gee; Chang, Yung-Chi; Huang, Sheng-Chieh |
| 臺大學術典藏 |
1999-06 |
A novel image compression algorithm by using Log-Exp transform
|
Huang, Sheng-Chieh; Chen, Liang-Gee; Chang, Hao-Chieh; Huang, Sheng-Chieh; Chen, Liang-Gee; Chang, Hao-Chieh |
| 國立臺灣大學 |
1998-06 |
A low-cost architecture design with efficient data arrangement and memory configuration for MPEG-2 audio decoder
|
Tsai, Tsung-Han; Chen, Liang-Gee; Huang, Sheng-Chieh; Chang, Hao-Chieh |
| 國立臺灣大學 |
1998-06 |
An adaptive network control scheme for region-based hybrid coding algorithm
|
Chen, Hsu-Teng; Chen, Liang-Gee; Huang, Sheng-Chieh; Tsai, Tsung-Han; Chang, Hao-Chieh |
| 國立臺灣大學 |
1998-06 |
A modified MPEG-2 audio decoding scheme based on its low-cost fast algorithm and efficient data scheduling
|
Tsai, Tsung-Han; Chen, Liang-Gee; Chang, Hao-Chieh; Huang, Sheng-Chieh |
| 臺大學術典藏 |
1998-06 |
A low-cost architecture design with efficient data arrangement and memory configuration for MPEG-2 audio decoder
|
Tsai, Tsung-Han; Chen, Liang-Gee; Huang, Sheng-Chieh; Chang, Hao-Chieh; Tsai, Tsung-Han; Chen, Liang-Gee; Huang, Sheng-Chieh; Chang, Hao-Chieh |
| 臺大學術典藏 |
1998-06 |
A modified MPEG-2 audio decoding scheme based on its low-cost fast algorithm and efficient data scheduling
|
Tsai, Tsung-Han; Chen, Liang-Gee; Chang, Hao-Chieh; Huang, Sheng-Chieh; Tsai, Tsung-Han; Chen, Liang-Gee; Chang, Hao-Chieh; Huang, Sheng-Chieh |
| 臺大學術典藏 |
1998-06 |
An adaptive network control scheme for region-based hybrid coding algorithm
|
Chen, Hsu-Teng; Chen, Liang-Gee; Huang, Sheng-Chieh; Tsai, Tsung-Han; Chang, Hao-Chieh; Chen, Hsu-Teng; Chen, Liang-Gee; Huang, Sheng-Chieh; Tsai, Tsung-Han; Chang, Hao-Chieh |
| 國立臺灣大學 |
1994-06 |
The chip design of a 32-b logarithmic number system
|
Huang, Sheng-Chieh; Chen, Liang-Gee; Chen, Thou-Ho |
| 臺大學術典藏 |
1994-06 |
The chip design of a 32-b logarithmic number system
|
Huang, Sheng-Chieh; Chen, Liang-Gee; Chen, Thou-Ho; Huang, Sheng-Chieh; Chen, Liang-Gee; Chen, Thou-Ho |
顯示項目 81-91 / 91 (共4頁)
<< < 1 2 3 4
每頁顯示[10|25|50]項目
|
