|
|
Taiwan Academic Institutional Repository >
Browse by Author
|
"huang sheng chieh"
Showing items 86-91 of 91 (4 Page(s) Totally)
<< < 1 2 3 4
View [10|25|50] records per page
| 國立臺灣大學 |
1998-06 |
A modified MPEG-2 audio decoding scheme based on its low-cost fast algorithm and efficient data scheduling
|
Tsai, Tsung-Han; Chen, Liang-Gee; Chang, Hao-Chieh; Huang, Sheng-Chieh |
| 臺大學術典藏 |
1998-06 |
A low-cost architecture design with efficient data arrangement and memory configuration for MPEG-2 audio decoder
|
Tsai, Tsung-Han; Chen, Liang-Gee; Huang, Sheng-Chieh; Chang, Hao-Chieh; Tsai, Tsung-Han; Chen, Liang-Gee; Huang, Sheng-Chieh; Chang, Hao-Chieh |
| 臺大學術典藏 |
1998-06 |
A modified MPEG-2 audio decoding scheme based on its low-cost fast algorithm and efficient data scheduling
|
Tsai, Tsung-Han; Chen, Liang-Gee; Chang, Hao-Chieh; Huang, Sheng-Chieh; Tsai, Tsung-Han; Chen, Liang-Gee; Chang, Hao-Chieh; Huang, Sheng-Chieh |
| 臺大學術典藏 |
1998-06 |
An adaptive network control scheme for region-based hybrid coding algorithm
|
Chen, Hsu-Teng; Chen, Liang-Gee; Huang, Sheng-Chieh; Tsai, Tsung-Han; Chang, Hao-Chieh; Chen, Hsu-Teng; Chen, Liang-Gee; Huang, Sheng-Chieh; Tsai, Tsung-Han; Chang, Hao-Chieh |
| 國立臺灣大學 |
1994-06 |
The chip design of a 32-b logarithmic number system
|
Huang, Sheng-Chieh; Chen, Liang-Gee; Chen, Thou-Ho |
| 臺大學術典藏 |
1994-06 |
The chip design of a 32-b logarithmic number system
|
Huang, Sheng-Chieh; Chen, Liang-Gee; Chen, Thou-Ho; Huang, Sheng-Chieh; Chen, Liang-Gee; Chen, Thou-Ho |
Showing items 86-91 of 91 (4 Page(s) Totally)
<< < 1 2 3 4
View [10|25|50] records per page
|
