|
"huang tiao yuan"的相关文件
显示项目 21-45 / 181 (共8页)
1 2 3 4 5 6 7 8 > >>
每页显示[10|25|50]项目
| 國立交通大學 |
2017-04-21T06:49:44Z |
Comparison of Electrical Characteristics of N-type Silicon Junctionless Transistors with and without Film Profile Engineering by TCAD Simulation
|
Tsai, Jung-Ruey; Lin, Horng-Chih; Chang, Hsiu-Fu; Shie, Bo-Shiuan; Wen, Ting-Ting; Huang, Tiao-Yuan |
| 國立交通大學 |
2017-04-21T06:49:40Z |
STUDY OF GATE-INJECTION OPERATED SONOS-TYPE DEVICES USING THE GATE-SENSING AND CHANNEL-SENSING (GSCS) METHOD
|
Du, Pei-Ying; Lue, Hang-Ting; Wang, Szu-Yu; Huang, Tiao-Yuan; Hsieh, Kuang-Yeu; Liu, Rich; Lu, Chih-Yuan |
| 國立交通大學 |
2017-04-21T06:49:25Z |
High-gain, Low-voltage BEOL Logic Gate Inverter Built with Film Profile Engineered IGZO Transistors
|
Lyu, Rong-Jhe; Chiu, Yun-Hsuan; Lin, Horng-Chih; Li, Pei-Wen; Huang, Tiao-Yuan |
| 國立交通大學 |
2017-04-21T06:49:10Z |
Impacts of a buffer layer and hi-wafers on the performance of strained-channel NMOSFETs with SiN capping layer
|
Tsai, Tzu-, I; Lee, Yao-Jen; Chen, King-Sheng; Wang, Jeff; Wan, Chia-Chen; Hsueh, Fu-Kuo; Lin, Horng-Chih; Chao, Tien-Sheng; Huang, Tiao-Yuan |
| 國立交通大學 |
2017-04-21T06:49:10Z |
A comprehensive model for plasma damage enhanced transistor reliability degradation
|
Weng, W. T.; Oates, A. S.; Huang, Tiao-Yuan |
| 國立交通大學 |
2017-04-21T06:49:10Z |
Comparisons on performance improvement by nitride capping layer among different channel directions nMOSFETs
|
Tsai, Tzu-, I; Lee, Yao-Jen; Chen, King-Sheng; Wang, Jeff; Hsueh, Fu-Kuo; Lin, Horng-Chih; Huang, Tiao-Yuan |
| 國立交通大學 |
2017-04-21T06:49:10Z |
Reliability of strained-channel NMOSFETs with SiN capping layer on Hi-wafers with a thin LPCVD-TEOS buffer layer
|
Tsai, Tzu-, I; Lee, Yao-Jen; Chen, King-Sheng; Wang, Jeff; Wan, Chia-Chen; Hsueh, Fu-Kuo; Lin, Horng-Chih; Cha, Tien-Sheng; Huang, Tiao-Yuan |
| 國立交通大學 |
2017-04-21T06:49:09Z |
Short-Channel BEOL ZnON Thin-Film Transistors with Superior Mobility Performance
|
Kuan, Chin-I; Lin, Horng-Chih; Li, Pei-Wen; Huang, Tiao-Yuan |
| 國立交通大學 |
2017-04-21T06:49:06Z |
Film-Profile-Engineered IGZO Thin-Film Transistors with Gate/Drain Offset for High Voltage Operation
|
Wu, Ming-Hung; Lin, Horng-Chih; Li, Pei-Wen; Huang, Tiao-Yuan |
| 國立交通大學 |
2017-04-21T06:48:58Z |
Impact of gate dielectrics and oxygen annealing on tin-oxide thin-film transistors
|
Zhong, Chia-Wen; Lin, Horng-Chih; Tsai, Jung-Ruey; Liu, Kou-Chen; Huang, Tiao-Yuan |
| 國立交通大學 |
2017-04-21T06:48:46Z |
Short-Channel ZnON Thin-Film Transistors with Film Profile Engineering
|
Kuan, Chin-I; Lin, Horng-Chih; Li, Pei-Wen; Huang, Tiao-Yuan |
| 國立交通大學 |
2017-04-21T06:48:46Z |
Fabrication and RTN Characteristics of Gate-All-Around Poly-Si Junctionless Nanowire Transistors
|
Yang, Chen-Chen; Chen, Yung-Chen; Lin, Horng-Chih; Chang, Ruey-Dar; Li, Pei-Wen; Huang, Tiao-Yuan |
| 國立交通大學 |
2017-04-21T06:48:25Z |
Strain-induced channel backscattering modulation in nanoscale CMOSFETs
|
Chen, Hung-Wei; Lin, Hong-Nien; Ko, Chih-Hsin; Ge, Chung-Hu; Lin, Horng-Chih; Huang, Tiao-Yuan; Lee, Wen-Chin |
| 國立交通大學 |
2016-03-28T00:04:26Z |
Impact of thermal oxygen annealing on the properties of tin oxide films and characteristics of p-type thin-film transistors
|
Zhong, Chia-Wen; Lin, Horng-Chih; Liu, Kou-Chen; Huang, Tiao-Yuan |
| 國立交通大學 |
2015-12-02T02:59:28Z |
Improving Electrical Performances of p-Type SnO Thin-Film Transistors Using Double-Gated Structure
|
Zhong, Chia-Wen; Lin, Horng-Chih; Liu, Kou-Chen; Huang, Tiao-Yuan |
| 國立交通大學 |
2015-12-02T02:59:25Z |
Novel InGaZnO inverters utilizing film profile engineering
|
Lin, Horng-Chih; Wu, Ming-Hung; Chan, Chin-Wen; Lyu, Rong-Jhe; Huang, Tiao-Yuan |
| 國立交通大學 |
2015-12-02T02:59:17Z |
Film-Profile Engineered InGaZnO Thin-Film Transistors With Self-Aligned Bottom Gates
|
Shie, Bo-Shiuan; Lin, Horng-Chih; Huang, Tiao-Yuan |
| 國立交通大學 |
2015-12-02T02:59:17Z |
Impact of Residual Hardmask Wires on the Performance of Film-Profile-Engineered ZnO Thin-Film Transistors With Discrete Bottom Gates
|
Lyu, Rong-Jhe; Lin, Horng-Chih; Huang, Tiao-Yuan |
| 國立交通大學 |
2015-11-26T01:06:38Z |
以氧化鉿為介電層的電阻式記憶體之電性與分析
|
王佳文; Wang, Chia-Wen; 林鴻志; 黃調元; Lin, Horng-Chih; Huang, Tiao-Yuan |
| 國立交通大學 |
2015-11-26T01:04:09Z |
未摻雜之氧化鋅薄膜電晶體的製作與特性分析
|
李信宏; Shin-Hung Li; 林鴻志; 黃調元; Lin, Horng-Chih; Huang, Tiao-Yuan |
| 國立交通大學 |
2015-11-26T01:04:09Z |
a-IGZO 薄膜電晶體的製作與特性分析
|
張維軒; Chang, Wei-Hsuan; 林鴻志; 黃調元; Lin, Horng-Chih; Huang, Tiao-Yuan |
| 國立交通大學 |
2015-11-26T01:02:37Z |
利用氮化鋁鈍化層與遠端電漿表面處理於銦化砷鎵金氧半場效電晶體之電性與可靠度分析
|
陳錦瀚; Chen, Chin-Han; 張翼; 黃調元; Chang, Yi; Huang, Tiao-Yuan |
| 國立交通大學 |
2015-11-26T01:01:59Z |
使用氮化鋁及閘極介電質成長後電漿處理法改善三五族砷化銦鎵場效電晶體元件特性之研究
|
鄭守博; Cheng, Shou-Po; 黃國威; 黃調元; Huang, Guo-Wei; Huang, Tiao-Yuan |
| 國立交通大學 |
2015-11-26T00:57:16Z |
探討保護層對於非晶態銦鎵鋅氧化物薄膜電晶體穩定性之影響
|
張智斌; Chang, Chih-Bin; 林鴻志; 黃調元; Lin, Horng-Chih; Huang, Tiao-Yuan |
| 國立交通大學 |
2015-11-26T00:57:15Z |
氮化矽側壁硬式光罩製造之環繞式閘極多晶矽無接面奈米線薄膜電晶體特性研究
|
簡崇哲; Chien, Chung-Che; 林鴻志; 黃調元; Lin, Horng-Chih; Huang, Tiao-Yuan |
显示项目 21-45 / 181 (共8页)
1 2 3 4 5 6 7 8 > >>
每页显示[10|25|50]项目
|
