English  |  正體中文  |  简体中文  |  總筆數 :0  
造訪人次 :  52754694    線上人數 :  675
教育部委託研究計畫      計畫執行:國立臺灣大學圖書館
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
關於TAIR

瀏覽

消息

著作權

相關連結

"huang tsung chu"的相關文件

回到依作者瀏覽
依題名排序 依日期排序

顯示項目 1-25 / 46 (共2頁)
1 2 > >>
每頁顯示[10|25|50]項目

機構 日期 題名 作者
國立彰化師範大學 2012-04 High-performance Built-in Self-routing for Through-silicon Vias Huang, Tsung-Chu
國立彰化師範大學 2011-08 High-yield Performance-efficient Redundancy Analysis for 2D Memory Huang, Tsung-Chu
國立彰化師範大學 2010-12 HYPERA: High-Yield Performance-Efficient Redundancy Analysis Huang, Tsung-Chu; Lu, Kuei-Yeh; Huang, Yen-Chieh
國立彰化師範大學 2010-11 A High-Yield Architecture for Memory Repairing Lu, Kwei-Yeh; Huang, Yen-Chieh; Huang, Tsung-Chu
國立彰化師範大學 2010-11 Comparator-Based Content-Addressable Memory and Application for a Novel IP Router Wang, Yun-Ping; Huang, Tsung-Chu
國立彰化師範大學 2010-11 Low-Cost Fast MLC Flash CAM Wen, Yu-Ching; Huang, Tsung-Chu
國立彰化師範大學 2010-08 Area-Efficient High Goodness-of-Fit Noise Generator for Communication Test Chen, Pin-Chung; Fan, Sheng-Jie; Wang, Yun-Ping; Kao, Yung-Sheng; Huang, Tsung-Chu
國立彰化師範大學 2010-06 Distribution-Compensable Random-Number Generator for High-Goodness-of-Fit Jitter Generator Chen, Pin-Chong; Fan, Sheng-Jie; Huang, Tsung-Chu
國立彰化師範大學 2010-05 Distribution-Compensable Jitter Generator for Bit-Error-Rate Test Fan, Sheng-Jie; Chen, Pin-Chong; Huang, Tsung-Chu
國立彰化師範大學 2009-12 Multi-Valued Equal-Weight Codes for Self-Checking and Matching Huang, Tsung-Chu
國立彰化師範大學 2009-08 Distribution-Compensable Jitter Generator for Communication Test Chou, Yi-Hsien; Wu, Tsu-Hsin; Chen, Pin-Chung; Huang, Tsung-Chu
國立彰化師範大學 2009-07 Low-Cost CLT-based Random Number Generator for Communication Test Chou, Yi-Hsien; Wu, Tsu-Hsin; Huang, Tsung-Chu
國立彰化師範大學 2009-06 Low-Cost Fast Distribution-Programmable Jitter Generators for Communication Test Chou, Yi-Hsian; Fen, Sheng-Jie; Wu, Tsu-Hsin; Huang, Tsung-Chu
國立彰化師範大學 2009-05 Inverting Techniques for Low-Power Dependable Fully-Asymmetric Communication and Storage Systems Liu, Choa-Nan; Lo, Shih-Chuan; Huang, Tsung-Chu
國立彰化師範大學 2009 Three-Transistor DRAM-Based Content Addressable Memory Design for Reliability and Area Efficiency Hsu, Wei-Ning; Wu, Tsu-Hsin; Huang, Tsung-Chu
國立彰化師範大學 2008-10 A Low-Power Dependable Berger Code for Fully Asymmetric Communication Huang, Tsung-Chu
國立彰化師範大學 2008-10 A Low-Cost and Fast Normal-Distribution Random Number Generator Hou, Hsiao-Han; Chou, Yi-Hsien; Huang, Tsung-Chu
國立彰化師範大學 2008-10 Berger Inver Codes: A Low-Power Dependable Code for Fully Asymmetric Communication Liu, Choa-Nan; Lin, Shun-Dao; Huang, Tsung-Chu
國立彰化師範大學 2008-08 Area-Efficient True One-Period Delayline for Cycle-to-Cycle Jitter Measurement Yang, Cheng-Han; Chou, Yi-Hsian; Huang, Tsung-Chu
國立彰化師範大學 2008-07 Area-Efficient True One-Period Delay Jitter Measurement Yang, Cheng-Han; Chou, Yi-Hsian; Huang, Tsung-Chu
國立彰化師範大學 2008-07 A Novel Adaptive-Data-Retention CMOS Logic Structure for IDDS Test Chen, Hsin-Ling; Li, Ling; Liu, Choa-Nan; Huang, Tsung-Chu
國立彰化師範大學 2008-07 MTCMOS SRAM Design for Data-Retention and High-Resolution Current Test Chen, Chih-Jong; Huang, Tsung-Chu
國立彰化師範大學 2008-06 Low-Power High-Speed High-Current-Testability Cell-Based Design Automation Chen, Hsin-Ling; Huang, Tsung-Chu
國立彰化師範大學 2007-12 Power-Gating Current Test for Static RAM in Nanotechnologies Chao, Yuan-Wei; Chen, Hsin-Ling; Chen, Chih-Jong; Huang, Tsung-Chu
國立彰化師範大學 2007-11 Design for Fast and High-Resolution Current Testability of SRAM in Nanotechnology Chao, Yuan-Wei; Huang, Tsung-Chu

顯示項目 1-25 / 46 (共2頁)
1 2 > >>
每頁顯示[10|25|50]項目