|
English
|
正體中文
|
简体中文
|
Total items :0
|
|
Visitors :
52709314
Online Users :
636
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
|
|
|
|
Taiwan Academic Institutional Repository >
Browse by Author
|
"huang ya shih"
Showing items 1-8 of 8 (1 Page(s) Totally)
1
View [10|25|50] records per page
| 國立政治大學 |
2018 |
考慮供應中斷風險下最適訂貨與定價模型 —利潤與數量彈性之目標規劃
|
黃雅詩; Huang, Ya-Shih |
| 國立交通大學 |
2015-12-02T02:59:25Z |
TherWare: Thermal-Aware Placement and Routing Framework for 3D FPGAs with Location-Based Heat Balance
|
Huang, Ya-Shih; Chang, Han-Yuan; Huang, Juinn-Dar |
| 國立交通大學 |
2015-11-26T00:56:54Z |
三維積體電路設計最佳化之研究
|
黃雅詩; Huang, Ya-Shih; 黃俊達; Huang, Juinn-Dar |
| 國立交通大學 |
2014-12-08T15:23:05Z |
Thermal-Aware Logic Block Placement for 3D FPGAs Considering Lateral Heat Dissipation
|
Huang, Juinn-Dar; Huang, Ya-Shih; Hsu, Mi-Yu; Chang, Han-Yuan |
| 國立交通大學 |
2014-12-08T15:21:19Z |
Layer-Aware Design Partitioning for Vertical Interconnect Minimization
|
Huang, Ya-Shih; Liu, Yang-Hsiang; Huang, Juinn-Dar |
| 國立交通大學 |
2014-12-08T15:20:13Z |
Simultaneous Data Transfer Routing and Scheduling for Interconnect Minimization in Multicycle Communication Architecture
|
Hong, Yu-Ju; Huang, Ya-Shih; Huang, Juinn-Dar |
| 國立交通大學 |
2014-12-08T15:08:10Z |
Communication Synthesis for Interconnect Minimization in Multicycle Communication Architecture
|
Huang, Ya-Shih; Hong, Yu-Ju; Huang, Juinn-Dar |
| 國立交通大學 |
2014-12-08T15:03:24Z |
A multicycle communication architecture and synthesis flow for global interconnect resource sharing
|
Huang, Wei-Sheng; Hong, Yu-Ru; Huang, Juinn-Dar; Huang, Ya-Shih |
Showing items 1-8 of 8 (1 Page(s) Totally)
1
View [10|25|50] records per page
|
