|
|
Taiwan Academic Institutional Repository >
Browse by Author
|
"hwang chorng sii"
Showing items 1-13 of 13 (1 Page(s) Totally)
1
View [10|25|50] records per page
| 國立高雄第一科技大學 |
2016.04 |
Note: All-digital pulse-shrinking time-to-digital converter with improved dynamic range
|
Chen, Chun-Chi;Hwang, Chorng-Sii;Lin1, Yi;Chen, Guan-Hong |
| 國立高雄第一科技大學 |
2015.12 |
Note: All-digital CMOS MOS-capacitor-based pulse-shrinking mechanism suitable for time-to-digital converters
|
Chen, Chun-Chi;Hwang, Chorng-Sii;Lin, You-Ting;Liu, Keng-Chih |
| 國立高雄第一科技大學 |
2014.11 |
CMOS time-to-digital converter based on a pulse-mixing scheme
|
Chen, Chun-Chi;Hwang, Chorng-Sii;Liu, Keng-Chih;Chen, Guan-Hong; 陳俊吉 |
| 國立高雄第一科技大學 |
2014.03 |
An Area-Efficient CMOS Time-to-Digital Converter Based on a Pulse-Shrinking Scheme
|
Chen, Chun-Chi;Lin, Shih-Hao;Hwang, Chorng-Sii |
| 國立高雄第一科技大學 |
2005.08 |
A Precise Cyclic CMOS Time-to-Digital Converter With Low Thermal Sensitivity
|
Chen, Chun-Chi;Chen, Poki;Hwang, Chorng-Sii;Chang, Wei |
| 國立臺灣大學 |
2004 |
互補式金氧半延遲鎖定迴路在時脈合成器與時間至數位轉換器之設計與應用
|
黃崇禧; Hwang, Chorng-Sii |
| 國立臺灣大學 |
2004 |
A high-precision time-to-digital converter using a two-level conversion scheme
|
Hwang, Chorng-Sii; Chen, Poki; Tsao, Hen-Wai |
| 國立臺灣大學 |
2003-10 |
A high-precision time-to-digital converter using a two-level conversion scheme
|
Hwang, Chorng-Sii; Chen, Poki; Tsao, Hen-Wai |
| 臺大學術典藏 |
2003-10 |
A high-precision time-to-digital converter using a two-level conversion scheme
|
Hwang, Chorng-Sii; Chen, Poki; Tsao, Hen-Wai; Hwang, Chorng-Sii; Chen, Poki; Tsao, Hen-Wai |
| 國立臺灣大學 |
2003-05 |
A high-resolution and fast-conversion time-to-digital converter
|
Hwang, Chorng-Sii; Chen, Poki; Tsao, Hen-Wai |
| 臺大學術典藏 |
2003-05 |
A high-resolution and fast-conversion time-to-digital converter
|
Hwang, Chorng-Sii; Chen, Poki; Tsao, Hen-Wai; Hwang, Chorng-Sii; Chen, Poki; Tsao, Hen-Wai |
| 國立臺灣大學 |
2000-08 |
A 2 V clock synchronizer using digital delay-locked loop
|
Hwang, Chorng-Sii; Chung, Wang-Chih; Wang, Chih-Yong; Tsao, Hen-Wai; Liu, Shen-Iuan |
| 臺大學術典藏 |
2000-08 |
A 2 V clock synchronizer using digital delay-locked loop
|
Hwang, Chorng-Sii; Chung, Wang-Chih; Wang, Chih-Yong; Tsao, Hen-Wai; Liu, Shen-Iuan; Hwang, Chorng-Sii; Chung, Wang-Chih; Wang, Chih-Yong; Tsao, Hen-Wai; Liu, Shen-Iuan |
Showing items 1-13 of 13 (1 Page(s) Totally)
1
View [10|25|50] records per page
|
