|
"hwang wei"的相关文件
显示项目 16-40 / 202 (共9页)
1 2 3 4 5 6 7 8 9 > >>
每页显示[10|25|50]项目
| 國立交通大學 |
2018-01-24T07:38:52Z |
應用於近記憶體資料處理系統之高頻寬三維堆疊動態記憶體控制單元
|
林昱諠; 黃威; Lin, Yu-Hsuan; Hwang, Wei |
| 國立交通大學 |
2018-01-24T07:38:52Z |
應用於生醫感測及物聯網平台之28奈米極低功率近/次臨界多使用者先進先出記憶體設計
|
吳逸群; 黃威; Wu, Yi-Chun; Hwang, Wei |
| 國立交通大學 |
2018-01-24T07:38:52Z |
應用於物聯網路由器之面積與功率效率可重複構造多重佇列架構
|
林于滔; 黃威; Lin, Yu-Tao; Hwang, Wei |
| 國立交通大學 |
2018-01-24T07:38:01Z |
應用於生醫感測平台之 28 奈米極低功率近/次臨界 先進先出記憶體設計
|
徐維伸; 莊景德; 黃威; Hsu, Wei-Shen; Chuang, Ching-Te; Hwang, Wei |
| 國立交通大學 |
2018-01-24T07:37:55Z |
實現在28奈米製程下0.4V近臨界電壓之三態內容可定址記憶體設計
|
詹耘昇; 莊景德; 黃威; Chan, Yun-Sheng; Chuang, Ching-Te; Hwang, Wei |
| 國立交通大學 |
2017-04-21T06:56:36Z |
Digital Buck Converter With Switching Loss Reduction Scheme for Light Load Efficiency Enhancement
|
Wu, Chung-Shiang; Lee, Hui-Hsuan; Chen, Po-Hung; Hwang, Wei |
| 國立交通大學 |
2017-04-21T06:50:15Z |
Integration of Neural Sensing Microsystem with TSV-embedded Dissolvable mu-Needles Array, Biocompatible Flexible Interposer, and Neural Recording Circuits
|
Huang, Yu-Chieh; Hu, Yu-Chen; Huang, Po-Tsang; Wu, Shang-Lin; You, Yan-Huei; Chen, Jr-Ming; Huang, Yan-Yu; Chang, Hsiao-Chun; Lin, Yen-Han; Duann, Jeng-Ren; Chiu, Tzai-Wen; Hwang, Wei; Chuang, Ching-Te; Chiou, Jin-Chern; Chen, Kuan-Neng |
| 國立交通大學 |
2017-04-21T06:50:10Z |
Energy-Efficient Gas Recognition System with Event-Driven Power Control
|
Huang, Chun-Ying; Huang, Po-Tsang; Yang, Chih-Chao; Chuang, Ching-Te; Hwang, Wei |
| 國立交通大學 |
2017-04-21T06:50:07Z |
An Ultra-High-Density 256-channel/25mm(2) Neural Sensing Microsystem using TSV-embedded Neural Probes
|
Huang, Yu-Chieh; Huang, Po-Tsang; Wu, Shang-Lin; Hui, Yu-Chen; You, Yan-Huei; Chen, Jr-Ming; Huang, Yan-Yu; Chang, Hsiao-Chun; Lin, Yen-Han; Duann, Jeng-Ren; Chiu, Tzai-Wen; Hwang, Wei; Chen, Kuan-Neng; Chuang, Ching-Te; Chiou, Jin-Chern |
| 國立交通大學 |
2017-04-21T06:49:59Z |
High Efficiency Power Management System for Solar Energy Harvesting Applications
|
Chang, Ming-Hung; Wu, Jung-Yi; Hsieh, Wei-Chih; Lin, Shang-Yuan; Liang, You-Wei; Hwang, Wei |
| 國立交通大學 |
2017-04-21T06:49:42Z |
0.339fJ/bit/search Energy-Efficient TCAM Macro Design in 40nm LP CMOS
|
Huang, Po-Tsang; Lai, Shu-Lin; Chuang, Ching-Te; Hwang, Wei; Huang, Jason; Hu, Angelo; Kan, Paul; Jia, Michael; Lv, Kimi; Zhang, Bright |
| 國立交通大學 |
2017-04-21T06:49:42Z |
A low-power low-swing single-ended multi-port SRAM
|
Yang, Hao-, I; Chang, Ming-Hung; Lai, Ssu-Yun; Wang, Hsiang-Fei; Hwang, Wei |
| 國立交通大學 |
2017-04-21T06:49:16Z |
Custom 6-R, 2-or 4-W Multi-Port Register Files in an ASIC SOC with a DVFS Window of 0.5 V, 130 MHz to 0.96 V, 3.2 GHz in a 28-nm HKMG CMOS Technology
|
Hsieh, Henry; Dhong, Sang H.; Lin, Cheng-Chung; Kuo, Ming-Zhang; Tseng, Kuo-Feng; Yang, Ping-Lin; Huang, Kevin; Wang, Min-Jer; Hwang, Wei |
| 國立交通大學 |
2017-04-21T06:49:05Z |
Multiple Output Switched Capacitor DC-DC Converter with Capacitor Sharing for Sensor-Fusion Platforms
|
Liang, Yu-Jie; Chen, Po-Ilung; Lu, Hung-Pin; Chu, Yuan-Hua; Hwang, Wei |
| 國立交通大學 |
2017-04-21T06:49:05Z |
28nm Ultra-Low Power Near-/Sub- threshold First-In-First-Out (FIFO) Memory for Multi-Bio-Signal Sensing Platforms
|
Hsu, Wei-Shen; Huang, Po-Tsang; Wu, Shang-Lin; Chuang, Ching-Te; Hwang, Wei; Tu, Ming-Hsien; Yin, Ming-Yu |
| 國立交通大學 |
2017-04-21T06:49:03Z |
An All-Digital Power Management Unit with 90% Power Efficiency and ns-order Voltage Transition Time for DVS Operation in Low Power Sensing SoC Applications
|
Wu, Chung-Shiang; Lin, Kai-Chun; Kuo, Yi-Ping; Chen, Po-Hung; Chu, Yuan-Hua; Hwang, Wei |
| 國立交通大學 |
2017-04-21T06:48:57Z |
Polymer TSV Fabrication Scheme with Its Electrical and Reliability Test Vehicle
|
Lee, Shih-Wei; Shih, Jian-Yu; Chuang, Ching-Te; Hwang, Wei; Chiou, Jin-Chern; Chen, Kuo-Hua; Chiu, Chi-Tsung; Chen, Kuan-Neng |
| 國立交通大學 |
2017-04-21T06:48:56Z |
Recent Advances in ASIC-compatible Circuit Techniques for a SOC in Newly Emerging Application Areas: Invited Paper
|
Dhong, Sang H.; Hwang, Wei |
| 國立交通大學 |
2017-04-21T06:48:47Z |
A 16kB Tile-able SRAM Macro Prototype for an Operating Window of 4.8GHz at 1.12V VDD to 10 MHz at 0.5V in a 28-nm HKMG CMOS
|
Kuo, Ming-Zhang; Hsieh, Henry; Dhong, Sang; Yang, Ping-Lin; Lin, Cheng-Chung; Tseng, Ryan; Huang, Kevin; Wang, Min-Jer; Hwang, Wei |
| 國立交通大學 |
2017-04-21T06:48:47Z |
A 0.42V Vccmin ASIC-Compatible Pulse-Latch Solution as a Replacement for a Traditional Master-Slave Flip-Flop in a Digital SOC
|
Dhong, Sang; Guo, Richard; Kuo, Ming-Zhang; Yang, Ping-Lin; Lin, Cheng-Chung; Huang, Kevin; Wang, Min-Jer; Hwang, Wei |
| 國立交通大學 |
2017-04-21T06:48:29Z |
Low Power Algorithm-Architecture Co-Design of Fast Independent Component Analysis (FICA) for Multi-Gas Sensor Applications
|
Yang, Chieh-Chao; Huang, Po-Tsang; Huang, Chun-Ying; Chuang, Ching-Te; Hwang, Wei |
| 國立交通大學 |
2017-04-21T06:48:28Z |
All Digitally Controlled Linear Voltage Regulator with PMOS Strength Self-Calibration for Ripple Reduction
|
Kuo, Yi-Ping; Huang, Po-Tsang; Wu, Chung-Shiang; Liang, Yu-Jie; Chuang, Ching-Te; Chu, Yuan-Hua; Hwang, Wei |
| 國立交通大學 |
2016-03-28T08:17:35Z |
應用於物聯網資料存取之具能源效益高頻寬記憶體及加寬匯流排介面( II )
|
黃威; Hwang Wei |
| 國立交通大學 |
2016-03-28T00:05:44Z |
Through-Silicon-Via-Based Double-Side Integrated Microsystem for Neural Sensing Applications
|
Chang, Chih-Wei; Huang, Po-Tsang; Chou, Lei-Chun; Wu, Shang-Lin; Lee, Shih-Wei; Chuang, Ching-Te; Chen, Kuan-Neng; Chiou, Jin-Chern; Hwang, Wei; Lee, Yen-Chi; Wu, Chung-Hsi; Chen, Kuo-Hua; Chiu, Chi-Tsung; Tong, Ho-Ming |
| 國立交通大學 |
2015-12-04T07:03:10Z |
MULTI-PORT SRAM WITH SHARED WRITE BIT-LINE ARCHITECTURE AND SELECTIVE READ PATH FOR LOW POWER OPERATION
|
HWANG Wei; WANG Dao-Ping |
显示项目 16-40 / 202 (共9页)
1 2 3 4 5 6 7 8 9 > >>
每页显示[10|25|50]项目
|
