|
"hwang wei"的相关文件
显示项目 56-65 / 202 (共21页)
<< < 1 2 3 4 5 6 7 8 9 10 > >>
每页显示[10|25|50]项目
| 國立交通大學 |
2015-07-21T08:31:00Z |
A DUAL-EDGED TRIGGERED EXPLICIT-PULSED LEVEL CONVERTING FLIP-FLOP WITH A WIDE OPERATION RANGE
|
Chen, Mei-Wei; Chang, Ming-Hung; Wu, Pei-Chen; Kuo, Yi-Ping; Yang, Chun-Lin; Chu, Yuan-Hua; Hwang, Wei |
| 國立交通大學 |
2015-07-21T08:29:00Z |
A double-sided, single-chip integration scheme using through-silicon-via for neural sensing applications
|
Chang, Chih-Wei; Chou, Lei-Chun; Huang, Po-Tsang; Wu, Shang-Lin; Lee, Shih-Wei; Chuang, Ching-Te; Chen, Kuan-Neng; Hwang, Wei; Chen, Kuo-Hua; Chiu, Chi-Tsung; Tong, Ho-Ming; Chiou, Jin-Chern |
| 國立交通大學 |
2014-12-16T06:16:13Z |
Power gating structure having data retention and intermediate modes
|
Hua, Chung-Hsien; Hwang, Wei |
| 國立交通大學 |
2014-12-16T06:16:06Z |
XOR-based conditional keeper and an architecture implementing its application to match lines
|
Hua, Chung-Hsien; Peng, Chi-Wei; Hwang, Wei |
| 國立交通大學 |
2014-12-16T06:16:06Z |
Asynchronous first-in first-out cell
|
Chu, Yeh-Lin; Hwang, Wei |
| 國立交通大學 |
2014-12-16T06:16:05Z |
Clock switching circuit
|
Wu, Jian-Hua; Hwang, Wei |
| 國立交通大學 |
2014-12-16T06:15:57Z |
Pipeline-based reconfigurable mixed-radix FFT processor
|
Lai, Chi-Chen; Hwang, Wei |
| 國立交通大學 |
2014-12-16T06:15:56Z |
BUTTERFLY MATCH-LINE STRUCTURE AND SEARCH METHOD IMPLEMENTED THEREBY
|
Huang, Po-Tsang; Hwang, Wei; Chang, Shu-Wei |
| 國立交通大學 |
2014-12-16T06:15:56Z |
STORED DON'T-CARE BASED HIERARCHICAL SEARCH-LINE SCHEME
|
CHANG, Shu-Wei; Hwang, Wei; Chang, Ming-Hung; Huang, Po-Tsang |
| 國立交通大學 |
2014-12-16T06:15:49Z |
SELF-AWARE ADAPTIVE POWER CONTROL SYSTEM AND A METHOD FOR DETERMINING THE CIRCUIT STATE
|
HSIEH, Wei-Chih; Hwang, Wei |
显示项目 56-65 / 202 (共21页)
<< < 1 2 3 4 5 6 7 8 9 10 > >>
每页显示[10|25|50]项目
|
