English  |  正體中文  |  简体中文  |  总笔数 :0  
造访人次 :  50691414    在线人数 :  324
教育部委托研究计画      计画执行:国立台湾大学图书馆
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
关于TAIR

浏览

消息

著作权

相关连结

"hwang wei"的相关文件

回到依作者浏览
依题名排序 依日期排序

显示项目 76-100 / 202 (共9页)
<< < 1 2 3 4 5 6 7 8 9 > >>
每页显示[10|25|50]项目

机构 日期 题名 作者
國立交通大學 2014-12-16T06:15:14Z GATE OXIDE BREAKDOWN-WITHSTANDING POWER SWITCH STRUCTURE YANG Hao-I; Chuang Ching-Te; Hwang Wei
國立交通大學 2014-12-16T06:15:09Z METHOD FOR BUFFERING CLOCK SKEW BY USING A LOGICAL EFFORT Hsieh Chung-Ying; Chang Ming-Hung; Hwang Wei
國立交通大學 2014-12-16T06:15:06Z STATIC RANDOM ACCESS MEMORY CELL AND METHOD OF OPERATING THE SAME Chiu Yi-Te; Chang Ming-Hung; Yang Hao-I; Hwang Wei
國立交通大學 2014-12-16T06:15:04Z DUAL-PORT SUBTHRESHOLD SRAM CELL Chiu Yi-Te; Chang Ming-Hung; Yang Hao-I; Hwang Wei
國立交通大學 2014-12-16T06:15:01Z SYSTEM AND METHOD FOR ALLOCATING CACHE MEMORY CHANG Yung; Huang Po-Tsang; Hwang Wei
國立交通大學 2014-12-16T06:15:01Z METHOD AND DEVICE FOR DECODING A SCALABLE VIDEO SIGNAL UTILIZING AN INTER-LAYER PREDICTION CHANG YUNG; HUANG PO-TSANG; HWANG WEI; CHEN YU-CHEN; LI GWO-LONG; CHANG TIAN-SHEUAN
國立交通大學 2014-12-16T06:14:56Z SRAM based on 6 transistor structure including a first inverter, a second inverter, a first pass-gate transistor, and a second pass-gate transistor CHUANG Ching-Te; Jou Shyh-Jye; Hwang Wei; Lin Yi-Wei; Tsai Ming-Chien; Yang Hao-I; Tu Ming-Hsien; Shih Wei-Chiang; Lien Nan-Chun; Lee Kuen-Di
國立交通大學 2014-12-16T06:14:56Z Oscillator based on a 6T SRAM for measuring the Bias Temperature Instability Chuang Ching-Te; Jou Shyh-Jye; Hwang Wei; Tsai Ming-Chien; Lin Yi-Wei; Yang Hao-I; Tu Ming-Hsien; Shih Wei-Chiang; Lien Nan-Chun; Lee Kuen-Di
國立交通大學 2014-12-16T06:14:49Z STATIC RANDOM ACCESS MEMORY WITH RIPPLE BIT LINES/SEARCH LINES FOR IMROVING CURRENT LEAKAGE/VARIATION TOLERANCE AND DENSITY/PERFORMANCE CHUANG Ching-Te; YANG Hao-I; LU Chien-Yu; CHEN Chien-Hen; CHANG Chi-Shin; HUANG Po-Tsang; LAI Shu-Lin; HWANG Wei; JOU Shyh-Jye; TU Ming-Hsien
國立交通大學 2014-12-16T06:14:46Z TEN-TRANSISTOR DUAL-PORT SRAM WITH SHARED BIT-LINE ARCHITECTURE HWANG Wei; WANG Dao-Ping
國立交通大學 2014-12-16T06:14:17Z Dual-threshold-voltage two-port sub-threshold SRAM cell apparatus Chang Mu-Tien; Huang Po-Tsang; Hwang Wei
國立交通大學 2014-12-16T06:14:16Z Charge pump Wu Chun-Yi; Hsieh Wei-Chih; Chang Ming-Hung; Hwang Wei
國立交通大學 2014-12-16T06:14:15Z Self-aware adaptive power control system and a method for determining the circuit state Hseih Wei-Chih; Hwang Wei
國立交通大學 2014-12-16T06:14:12Z Programmable clock generator used in dynamic-voltage-and-frequency-scaling (DVFS) operated in sub- and near- threshold region Hsieh Chung-Ying; Chang Ming-Hung; Hwang Wei
國立交通大學 2014-12-16T06:14:10Z Solar power management system Wu Chun-Yi; Hsieh Wei-Chih; Hwang Wei
國立交通大學 2014-12-16T06:14:10Z Disturb-free static random access memory cell Chuang Ching-Te; Yang Hao-I; Lin Jihi-Yu; Yang Shyh-Chyi; Tu Ming-Hsien; Hwang Wei; Jou Shyh-Jye; Lee Kun-Ti; Li Hung-Yu
國立交通大學 2014-12-16T06:14:08Z Static random access memory with data controlled power supply Chuang Ching-Te; Yang Hao-I; Hsia Mao-Chih; Lin Yung-Wei; Lu Chien-Yu; Tu Ming-Hsien; Hwang Wei; Jou Shyh-Jye; Chen Chia-Cheng; Shih Wei-Chiang
國立交通大學 2014-12-16T06:14:07Z Data-aware dynamic supply random access memory Chuang Ching-Te; Yang Hao-I; Lin Yi-Wei; Hwang Wei; Shih Wei-Chiang; Chen Chia-Cheng
國立交通大學 2014-12-16T06:14:04Z Gate oxide breakdown-withstanding power switch structure Yang Hao-I; Chuang Ching-Te; Hwang Wei
國立交通大學 2014-12-16T06:14:03Z Fully-on-chip temperature, process, and voltage sensor system Chen Shi-Wen; Chang Ming-Hung; Hsieh Wei-Chih; Hwang Wei
國立交通大學 2014-12-16T06:14:01Z Static random access memory cell and method of operating the same Chiu Yi-Te; Chang Ming-Hung; Yang Hao-I; Hwang Wei
國立交通大學 2014-12-16T06:14:00Z Method for buffering clock skew by using a logical effort Hsieh Chung-Ying; Chang Ming-Hung; Hwang Wei
國立交通大學 2014-12-16T06:13:59Z Dual-port subthreshold SRAM cell Chiu Yi-Te; Chang Ming-Hung; Yang Hao-I; Hwang Wei
國立交通大學 2014-12-16T06:13:54Z Low power static random access memory Chuang Ching-Te; Yang Hao-I; Hsia Mao-Chih; Hwang Wei; Chen Chia-Cheng; Shih Wei-Chiang
國立交通大學 2014-12-16T06:13:50Z Static random access memory with ripple bit lines/search lines for improving current leakage/variation tolerance and density/performance Chuang Ching-Te; Yang Hao-I; Lu Chien-Yu; Chen Chien-Hen; Chang Chi-Shin; Huang Po-Tsang; Lai Shu-Lin; Hwang Wei; Jou Shyh-Jye; Tu Ming-Hsien

显示项目 76-100 / 202 (共9页)
<< < 1 2 3 4 5 6 7 8 9 > >>
每页显示[10|25|50]项目