|
English
|
正體中文
|
简体中文
|
總筆數 :0
|
|
造訪人次 :
50702562
線上人數 :
348
教育部委託研究計畫 計畫執行:國立臺灣大學圖書館
|
|
|
"hwang wei"的相關文件
顯示項目 196-202 / 202 (共9頁)
<< < 1 2 3 4 5 6 7 8 9 > >>
每頁顯示[10|25|50]項目
| 國立交通大學 |
2014-12-08T15:12:41Z |
Low power and reliable interconnection with self-corrected green coding scheme for network-on-chip
|
Huang, Po-Tsang; Fang, Wei-Li; Wang, Yin-Ling; Hwang, Wei |
| 國立交通大學 |
2014-12-08T15:11:51Z |
Design of memory sub-system in H.264/AVC decoder
|
Li, Chih-Hung; Chang, Chang-Hsuan; Peng, Wen-Hsiao; Hwang, Wei; Chiang, Tihao |
| 國立交通大學 |
2014-12-08T15:10:11Z |
A flexible two-layer external memory management for H.264/AVC decoder
|
Chang, Chang-Hsuan; Chang, Ming-Hung; Hwang, Wei |
| 國立交通大學 |
2014-12-08T15:10:09Z |
A 65nm low power 2T1D embedded DRAM with leakage current reduction
|
Chang, Mu-Tien; Huang, Po-Tsang; Hwang, Wei |
| 國立交通大學 |
2014-12-08T15:09:30Z |
Low power on-chip current monitoring medium-grained adaptive voltage control
|
Hsieh, Wei-Chih; Hwang, Wei |
| 國立交通大學 |
2014-12-08T15:09:28Z |
A 1.9mW portable ADPLL-based frequency synthesizer for high speed clock generation
|
Chang, Ming-Hung; Yang, Zong-Xi; Hwang, Wei |
| 國立交通大學 |
2014-12-08T15:02:14Z |
A controllable low-power dual-port embedded SRAM for DSP processor
|
Yang, Hao-I; Chang, Ming-Hung; Lin, Tay-Jyi; Ou, Shih-Hao; Deng, Siang-Sen; Liu, Chih-Wei; Hwang, Wei |
顯示項目 196-202 / 202 (共9頁)
<< < 1 2 3 4 5 6 7 8 9 > >>
每頁顯示[10|25|50]項目
|
