臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

	English \| 正體中文 \| 简体中文 \| Total items :0
	Visitors : 50697572 Online Users : 358 Project Commissioned by the Ministry of Education Project Executed by National Taiwan University Library

Scope

Adv. Search

Login

Administrator

臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

About TAIR
	About TAIR

Browse By
	Institution
	Author
	Title
	Date
	Statistics Chart
	Institution Facts
	Trend

News
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

Copyright
	Publisher & Journal Policy
	TAIR Copyright Conference Minutes

Related Links
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"hwang wei"

Return to Browse by Author
Sorting by Title	Sort by Date

Showing items 96-105 of 202 (21 Page(s) Totally)
<< < 5 6 7 8 9 10 11 12 13 14 > >>
View [10|25|50] records per page

Institution	Date	Title	Author
國立交通大學	2014-12-16T06:14:01Z	Static random access memory cell and method of operating the same	Chiu Yi-Te; Chang Ming-Hung; Yang Hao-I; Hwang Wei
國立交通大學	2014-12-16T06:14:00Z	Method for buffering clock skew by using a logical effort	Hsieh Chung-Ying; Chang Ming-Hung; Hwang Wei
國立交通大學	2014-12-16T06:13:59Z	Dual-port subthreshold SRAM cell	Chiu Yi-Te; Chang Ming-Hung; Yang Hao-I; Hwang Wei
國立交通大學	2014-12-16T06:13:54Z	Low power static random access memory	Chuang Ching-Te; Yang Hao-I; Hsia Mao-Chih; Hwang Wei; Chen Chia-Cheng; Shih Wei-Chiang
國立交通大學	2014-12-16T06:13:50Z	Static random access memory with ripple bit lines/search lines for improving current leakage/variation tolerance and density/performance	Chuang Ching-Te; Yang Hao-I; Lu Chien-Yu; Chen Chien-Hen; Chang Chi-Shin; Huang Po-Tsang; Lai Shu-Lin; Hwang Wei; Jou Shyh-Jye; Tu Ming-Hsien
國立交通大學	2014-12-16T06:13:49Z	Oscillato based on a 6T SRAM for measuring the bias temperature instability	Chuang Ching-Te; Jou Shyh-Jye; Hwang Wei; Tsai Ming-Chien; Lin Yi-Wei; Yang Hao-I; Tu Ming-Hsien; Shih Wei-Chiang; Lien Nan-Chun; Lee Kuen-Di
國立交通大學	2014-12-16T06:13:47Z	Ten-transistor dual-port SRAM with shared bit-line architecture	Hwang Wei; Wang Dao-Ping
國立交通大學	2014-12-16T06:13:47Z	Static random access memory apparatus and bit-line voltage controller thereof	Chuang Ching-Te; Lien Nan-Chun; Liao Wei-Nan; Chang Chi-Hsin; Yang Hao-I; Hwang Wei; Tu Ming-Hsien
國立交通大學	2014-12-13T10:51:58Z	適用於無線視訊娛樂之多系統融合及節能技術---總計畫(I)	黃威; Hwang Wei
國立交通大學	2014-12-13T10:51:51Z	適用於無線視訊娛樂之多系統融合及節能技術---子計畫一：適用於多核心之低功率隨選記憶體系統(I)	黃威; Hwang Wei

Showing items 96-105 of 202 (21 Page(s) Totally)
<< < 5 6 7 8 9 10 11 12 13 14 > >>
View [10|25|50] records per page