English  |  正體中文  |  简体中文  |  Total items :0  
Visitors :  50685898    Online Users :  247
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

"j b kuo"

Return to Browse by Author
Sorting by Title Sort by Date

Showing items 171-176 of 176  (8 Page(s) Totally)
<< < 1 2 3 4 5 6 7 8 > >>
View [10|25|50] records per page

Institution Date Title Author
臺大學術典藏 2012-04 Function of the parasitic bipolar transistor in the 40 nm PD SOI NMOS device considering the floating body effect C. H. Chen;J. B. Kuo;D. Chen;C. S. Yeh; C. H. Chen; J. B. Kuo; D. Chen; C. S. Yeh; JAMES-B KUO
臺大學術典藏 2012-04 Function of the parasitic bipolar transistor in the 40 nm PD SOI NMOS device considering the floating body effect C. H. Chen;J. B. Kuo;D. Chen;C. S. Yeh; C. H. Chen; J. B. Kuo; D. Chen; C. S. Yeh; JAMES-B KUO
臺大學術典藏 2001-05 Low-Voltage Content Addressable Memory Cell with a Fast Tag-Compare Capability Using Partially-Depleted SOI CMOS Dynamic-Threshold Techniques JAMES-B KUO; S. C. Liu; J. B. Kuo
臺大學術典藏 1999-05 A 1.5-V CMOS all-N-logic true-single-phase bootstrapped dynamic-logic circuit suitable for low supply voltage and high-speed pipelined system operation J. H. Lou; J. B. Kuo; JAMES-B KUO
臺大學術典藏 0-01 A High-Speed 1.5V Clocked BiCMOS Latch for BiCMOS Dynamic Pipelined Digital Logic VLSI Systems J. B. Kuo;J. H. Lou; J. B. Kuo; J. H. Lou; JAMES-B KUO
臺大學術典藏 0-01 A High-Speed 1.5V Clocked BiCMOS Latch for BiCMOS Dynamic Pipelined Digital Logic VLSI Systems J. B. Kuo;J. H. Lou; J. B. Kuo; J. H. Lou; JAMES-B KUO

Showing items 171-176 of 176  (8 Page(s) Totally)
<< < 1 2 3 4 5 6 7 8 > >>
View [10|25|50] records per page