English  |  正體中文  |  简体中文  |  Total items :0  
Visitors :  50685998    Online Users :  255
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

"j b kuo"

Return to Browse by Author
Sorting by Title Sort by Date

Showing items 66-75 of 176  (18 Page(s) Totally)
<< < 2 3 4 5 6 7 8 9 10 11 > >>
View [10|25|50] records per page

Institution Date Title Author
臺大學術典藏 2018-09-10T08:18:06Z Low-Voltage SOI CMOS DTMOS/MTCMOS Circuit Technique for Design Optimization of Low-power SOC Applications W.C.H. Lin;J. B. Kuo; W.C.H. Lin; J. B. Kuo; JAMES-B KUO
臺大學術典藏 2018-09-10T08:18:06Z Low-Voltage SOI CMOS DTMOS/MTCMOS Circuit Technique for Design Optimization of Low-power SOC Applications W.C.H. Lin;J. B. Kuo; W.C.H. Lin; J. B. Kuo; JAMES-B KUO
臺大學術典藏 2018-09-10T08:18:06Z Modeling the parasitic bipolar device in the 40nm PD SOI NMOS device considering the floating body effect C. H. Chen;J. B. Kuo;D. Chen;C. S. Yeh; C. H. Chen; J. B. Kuo; D. Chen; C. S. Yeh; JAMES-B KUO
臺大學術典藏 2018-09-10T08:18:06Z Modeling the parasitic bipolar device in the 40nm PD SOI NMOS device considering the floating body effect C. H. Chen;J. B. Kuo;D. Chen;C. S. Yeh; C. H. Chen; J. B. Kuo; D. Chen; C. S. Yeh; JAMES-B KUO
臺大學術典藏 2018-09-10T08:18:06Z Charge Pumping Behavior of STI-Isolated PD SOI NMOS Device Operating at Low Temp C. F. Yen;J. B. Kuo; C. F. Yen; J. B. Kuo; JAMES-B KUO
臺大學術典藏 2018-09-10T08:18:06Z Charge Pumping Behavior of STI-Isolated PD SOI NMOS Device Operating at Low Temp C. F. Yen;J. B. Kuo; C. F. Yen; J. B. Kuo; JAMES-B KUO
臺大學術典藏 2018-09-10T08:18:05Z Shallow trench isolation-related narrow channel effect on the kink behaviour of 40 nm PD SOI NMOS device H. J. Hung;J. B. kuo;D. Chen;C. T. Tsai;C. S. Yeh; H. J. Hung; J. B. kuo; D. Chen; C. T. Tsai; C. S. Yeh; JAMES-B KUO
臺大學術典藏 2018-09-10T08:18:05Z Shallow trench isolation-related narrow channel effect on the kink behaviour of 40 nm PD SOI NMOS device H. J. Hung;J. B. kuo;D. Chen;C. T. Tsai;C. S. Yeh; H. J. Hung; J. B. kuo; D. Chen; C. T. Tsai; C. S. Yeh; JAMES-B KUO
臺大學術典藏 2018-09-10T07:41:38Z Compact Modelign of Nanometer SOI CMOS Devices Considering Shallow Trench Isolation J. B. Kuo; J. B. Kuo; JAMES-B KUO
臺大學術典藏 2018-09-10T07:41:38Z Compact Modelign of Nanometer SOI CMOS Devices Considering Shallow Trench Isolation J. B. Kuo; J. B. Kuo; JAMES-B KUO

Showing items 66-75 of 176  (18 Page(s) Totally)
<< < 2 3 4 5 6 7 8 9 10 11 > >>
View [10|25|50] records per page