臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

關於TAIR
	計畫說明

瀏覽
	典藏機構
	作者
	題名
	日期
	統計圖表
	機構即時統計
	學術趨勢

消息
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

著作權
	出版社及期刊政策查詢
	TAIR著作權會議記錄

相關連結
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"j b kuo"的相關文件

回到依作者瀏覽
依題名排序	依日期排序

顯示項目 11-60 / 176 (共4頁)
1 2 3 4 > >>
每頁顯示[10|25|50]項目

機構	日期	題名	作者
臺大學術典藏	2018-09-10T15:00:18Z	MTCMOS low-power optimization technique (LPOT) for 1V pipelined RISC CPU circuit	C. B. Hsu;Y. S. Hong;J. B. Kuo; C. B. Hsu; Y. S. Hong; J. B. Kuo; JAMES-B KUO
臺大學術典藏	2018-09-10T15:00:18Z	MTCMOS low-power optimization technique (LPOT) for 1V pipelined RISC CPU circuit	C. B. Hsu;Y. S. Hong;J. B. Kuo; C. B. Hsu; Y. S. Hong; J. B. Kuo; JAMES-B KUO
臺大學術典藏	2018-09-10T15:00:18Z	MTCMOS Low-Power Design Technique (LPDT) for Low-Voltage Piepelined Mcoprocessor Circuit	C. B. Hsu;J. B. Kuo; C. B. Hsu; J. B. Kuo; JAMES-B KUO
臺大學術典藏	2018-09-10T15:00:18Z	MTCMOS Low-Power Design Technique (LPDT) for Low-Voltage Piepelined Mcoprocessor Circuit	C. B. Hsu;J. B. Kuo; C. B. Hsu; J. B. Kuo; JAMES-B KUO
臺大學術典藏	2018-09-10T15:00:18Z	Parasitic BJT versus DIBL: Floating-Body-Related Subthreshold Characteristics of SOI NMOS Device	D. H. Lung;S. K. Hu;J. B. Kuo;D. Chen; D. H. Lung; S. K. Hu; J. B. Kuo; D. Chen; JAMES-B KUO
臺大學術典藏	2018-09-10T15:00:18Z	Parasitic BJT versus DIBL: Floating-Body-Related Subthreshold Characteristics of SOI NMOS Device	D. H. Lung;S. K. Hu;J. B. Kuo;D. Chen; D. H. Lung; S. K. Hu; J. B. Kuo; D. Chen; JAMES-B KUO
臺大學術典藏	2018-09-10T15:00:17Z	A Surface-Field-Based Model for Nanowire MOSFETs with Spatial Variations of Doping Profiles	Q. Cheng;C. Y. Hong;J. B. Kuo;Y. J. Chen; Q. Cheng; C. Y. Hong; J. B. Kuo; Y. J. Chen; JAMES-B KUO
臺大學術典藏	2018-09-10T15:00:17Z	A Surface-Field-Based Model for Nanowire MOSFETs with Spatial Variations of Doping Profiles	Q. Cheng;C. Y. Hong;J. B. Kuo;Y. J. Chen; Q. Cheng; C. Y. Hong; J. B. Kuo; Y. J. Chen; JAMES-B KUO
臺大學術典藏	2018-09-10T15:00:17Z	Subthreshold Behavior of the SOI NMOS Device Consdiering BJT and DIBL Effects	D. H. Lung;J. B. Kuo; D. H. Lung; J. B. Kuo; JAMES-B KUO
臺大學術典藏	2018-09-10T15:00:17Z	Subthreshold Behavior of the SOI NMOS Device Consdiering BJT and DIBL Effects	D. H. Lung;J. B. Kuo; D. H. Lung; J. B. Kuo; JAMES-B KUO
臺大學術典藏	2018-09-10T15:00:17Z	Leakage Power Consumption Reduction Strategy (PCRS) Using Mixed-Vth (MVT) Cells for Low-Voltage/Low-Power SOC	G. Lin;C. B. Hsu;J. B. Kuo; G. Lin; C. B. Hsu; J. B. Kuo; JAMES-B KUO
臺大學術典藏	2018-09-10T15:00:17Z	Leakage Power Consumption Reduction Strategy (PCRS) Using Mixed-Vth (MVT) Cells for Low-Voltage/Low-Power SOC	G. Lin;C. B. Hsu;J. B. Kuo; G. Lin; C. B. Hsu; J. B. Kuo; JAMES-B KUO
臺大學術典藏	2018-09-10T15:00:17Z	Critical-path aware power consumption optimization methodology (CAPCOM) using mixed-VTH cells for low-power SOC designs	JAMES-B KUO; J. B. Kuo; G. Lin; G. Lin;J. B. Kuo
臺大學術典藏	2018-09-10T15:00:17Z	Critical-path aware power consumption optimization methodology (CAPCOM) using mixed-VTH cells for low-power SOC designs	JAMES-B KUO; J. B. Kuo; G. Lin; G. Lin;J. B. Kuo
臺大學術典藏	2018-09-10T15:00:17Z	Power consumption optimization methodology (PCOM) for low-power/ low-voltage 32-bit microprocessor circuit design via MTCMOS	C. B. Hsu;J. B. Kuo; C. B. Hsu; J. B. Kuo; JAMES-B KUO
臺大學術典藏	2018-09-10T15:00:17Z	Power consumption optimization methodology (PCOM) for low-power/ low-voltage 32-bit microprocessor circuit design via MTCMOS	C. B. Hsu;J. B. Kuo; C. B. Hsu; J. B. Kuo; JAMES-B KUO
臺大學術典藏	2018-09-10T15:00:17Z	Back-Gate-Baias Induced Floating-Body-Related Subthreshold Characteristics of SOI NMOS Device	S. K. Hu;D. H. Lung;J. B. Kuo;D. Chen; S. K. Hu; D. H. Lung; J. B. Kuo; D. Chen; JAMES-B KUO
臺大學術典藏	2018-09-10T15:00:17Z	Back-Gate-Baias Induced Floating-Body-Related Subthreshold Characteristics of SOI NMOS Device	S. K. Hu;D. H. Lung;J. B. Kuo;D. Chen; S. K. Hu; D. H. Lung; J. B. Kuo; D. Chen; JAMES-B KUO
臺大學術典藏	2018-09-10T09:50:25Z	Function of the Upper/Lower Parasitic BJTs in 40nm PD SOI NMOS Device due to the Back-Gate Bias Effect	A. P. Chuang;S. I. Su;Z. H. Yang;J. B. Kuo;D. Chen;C. S. Yeh; A. P. Chuang; S. I. Su; Z. H. Yang; J. B. Kuo; D. Chen; C. S. Yeh; JAMES-B KUO
臺大學術典藏	2018-09-10T09:50:25Z	Function of the Upper/Lower Parasitic BJTs in 40nm PD SOI NMOS Device due to the Back-Gate Bias Effect	A. P. Chuang;S. I. Su;Z. H. Yang;J. B. Kuo;D. Chen;C. S. Yeh; A. P. Chuang; S. I. Su; Z. H. Yang; J. B. Kuo; D. Chen; C. S. Yeh; JAMES-B KUO
臺大學術典藏	2018-09-10T09:50:25Z	Novel Power Consumption Reduction strategy Using Mixed-Vth Cells for Optimizaing the Cells on Critical Paths for Low-Power SOC	G. Lin;J. B. Kuo; G. Lin; J. B. Kuo; JAMES-B KUO
臺大學術典藏	2018-09-10T09:50:25Z	Novel Power Consumption Reduction strategy Using Mixed-Vth Cells for Optimizaing the Cells on Critical Paths for Low-Power SOC	G. Lin;J. B. Kuo; G. Lin; J. B. Kuo; JAMES-B KUO
臺大學術典藏	2018-09-10T09:50:25Z	Turn-off Transient Behavior of PD SOI NMOS Device Considering the Back-Gate Bias Effect	D. H. Lung; J. B. Kuo; D. Chen; JAMES-B KUO; D. H. Lung;J. B. Kuo;D. Chen
臺大學術典藏	2018-09-10T09:50:25Z	Turn-off Transient Behavior of PD SOI NMOS Device Considering the Back-Gate Bias Effect	D. H. Lung; J. B. Kuo; D. Chen; JAMES-B KUO; D. H. Lung;J. B. Kuo;D. Chen
臺大學術典藏	2018-09-10T09:50:25Z	Modeling Advanced PD SOI CMOS Devices	J. B. Kuo; J. B. Kuo; JAMES-B KUO
臺大學術典藏	2018-09-10T09:50:25Z	Modeling Advanced PD SOI CMOS Devices	J. B. Kuo; J. B. Kuo; JAMES-B KUO
臺大學術典藏	2018-09-10T09:50:25Z	Back-Gate Bias Effect of PD SOI NMOS Device Considering BJT	D. H. Lung;J. B. Kuo; D. H. Lung; J. B. Kuo; JAMES-B KUO
臺大學術典藏	2018-09-10T09:50:25Z	Back-Gate Bias Effect of PD SOI NMOS Device Considering BJT	D. H. Lung;J. B. Kuo; D. H. Lung; J. B. Kuo; JAMES-B KUO
臺大學術典藏	2018-09-10T09:50:25Z	Analytical Drain Current Model for Poly-Si Thin-Film Transistors Biased in Strong Inversion Considering Degradation of Tail States at Grain Boundary	L. L. Wang;J. B. Kuo;S. Zhang; L. L. Wang; J. B. Kuo; S. Zhang; JAMES-B KUO
臺大學術典藏	2018-09-10T09:50:25Z	Analytical Drain Current Model for Poly-Si Thin-Film Transistors Biased in Strong Inversion Considering Degradation of Tail States at Grain Boundary	L. L. Wang;J. B. Kuo;S. Zhang; L. L. Wang; J. B. Kuo; S. Zhang; JAMES-B KUO
臺大學術典藏	2018-09-10T09:24:49Z	Compact Modeling of SOI CMOS Devices	J. B. Kuo; J. B. Kuo; JAMES-B KUO
臺大學術典藏	2018-09-10T09:24:49Z	Compact Modeling of SOI CMOS Devices	J. B. Kuo; J. B. Kuo; JAMES-B KUO
臺大學術典藏	2018-09-10T09:24:49Z	Grain-Boundary Impact Ionization-Induced Current Hump Effects of Polysilicon TFTs	S. Zhang; JAMES-B KUO; J. B. Kuo; T. C. Liu;J. B. Kuo;S. Zhang; T. C. Liu
臺大學術典藏	2018-09-10T09:24:49Z	Grain-Boundary Impact Ionization-Induced Current Hump Effects of Polysilicon TFTs	S. Zhang; JAMES-B KUO; J. B. Kuo; T. C. Liu;J. B. Kuo;S. Zhang; T. C. Liu
臺大學術典藏	2018-09-10T09:24:49Z	Grain Boundary-Related Kink Effects of Poly-Si TFTs	T. C. Liu;J. B. Kuo; T. C. Liu; J. B. Kuo; JAMES-B KUO
臺大學術典藏	2018-09-10T09:24:49Z	Grain Boundary-Related Kink Effects of Poly-Si TFTs	T. C. Liu;J. B. Kuo; T. C. Liu; J. B. Kuo; JAMES-B KUO
臺大學術典藏	2018-09-10T09:24:49Z	Modeling Hot-Carrier-Induced Reliability of Poly-silicon Thin Film Transistors	L. L. Wang;J. B. Kuo;S. Zhang; L. L. Wang; J. B. Kuo; S. Zhang; JAMES-B KUO
臺大學術典藏	2018-09-10T09:24:49Z	Modeling Hot-Carrier-Induced Reliability of Poly-silicon Thin Film Transistors	L. L. Wang;J. B. Kuo;S. Zhang; L. L. Wang; J. B. Kuo; S. Zhang; JAMES-B KUO
臺大學術典藏	2018-09-10T09:24:48Z	Foating-Body Kink-Effect Related Parasitic Bipolar Transistor Behavior in Poly-Si TFT	T. C. Liu;J. B. Kuo;S. D. Zhang; T. C. Liu; J. B. Kuo; S. D. Zhang; JAMES-B KUO
臺大學術典藏	2018-09-10T09:24:48Z	Foating-Body Kink-Effect Related Parasitic Bipolar Transistor Behavior in Poly-Si TFT	T. C. Liu;J. B. Kuo;S. D. Zhang; T. C. Liu; J. B. Kuo; S. D. Zhang; JAMES-B KUO
臺大學術典藏	2018-09-10T09:24:48Z	Turn-off Transient Behavior of 40nm PD SOI NMOS Device Considering the Floating Body Effect	S. W. Fang; J. B. Kuo; D. Chen; C. S. Yeh; JAMES-B KUO
臺大學術典藏	2018-09-10T09:24:48Z	Floating-Body Kink Effect: Ply-Si TFT versus SOI CMOS	T. C. Liu;J. B. Kuo;S. D. Zhang; T. C. Liu; J. B. Kuo; S. D. Zhang; JAMES-B KUO
臺大學術典藏	2018-09-10T09:24:48Z	Floating-Body Kink Effect: Ply-Si TFT versus SOI CMOS	T. C. Liu;J. B. Kuo;S. D. Zhang; T. C. Liu; J. B. Kuo; S. D. Zhang; JAMES-B KUO
臺大學術典藏	2018-09-10T09:24:48Z	Design of Distortionless Interconnects via Main/auxiliary Structure with LC Line for High Speed On-chip Transmission	T. C. Liu;J. B. Kuo;S. D. Zhang; T. C. Liu; J. B. Kuo; S. D. Zhang; JAMES-B KUO
臺大學術典藏	2018-09-10T09:24:48Z	Design of Distortionless Interconnects via Main/auxiliary Structure with LC Line for High Speed On-chip Transmission	T. C. Liu;J. B. Kuo;S. D. Zhang; T. C. Liu; J. B. Kuo; S. D. Zhang; JAMES-B KUO
臺大學術典藏	2018-09-10T08:46:16Z	Modeling the Floating-Body-Effect-Related Transient Behavior of 40nm PD SOI NMOS Device via the SPICE Bipolar/MOS Model	S. W. Fang; J. B. Kuo; D. Chen; C. S. Yeh; JAMES-B KUO
臺大學術典藏	2018-09-10T08:46:16Z	A Novel Low-Voltage Silicon-On-Insulator (SOI) CMOS Complementary Pass-Transistor Logic (CPL) Circuit using Asymmetrical Dynamic Threshold Pass-Transistor (ADTPT) Technique	J. B. Kuo;B. T. Wang; J. B. Kuo; B. T. Wang; JAMES-B KUO
臺大學術典藏	2018-09-10T08:46:16Z	A Novel Low-Voltage Silicon-On-Insulator (SOI) CMOS Complementary Pass-Transistor Logic (CPL) Circuit using Asymmetrical Dynamic Threshold Pass-Transistor (ADTPT) Technique	J. B. Kuo;B. T. Wang; J. B. Kuo; B. T. Wang; JAMES-B KUO
臺大學術典藏	2018-09-10T08:46:16Z	A Charge-Sharing-Problem-Free 1.5V BiCMOS Dynamic Logic Gate Circuit	J. B. Kuo; J. B. Kuo; JAMES-B KUO
臺大學術典藏	2018-09-10T08:46:16Z	A Charge-Sharing-Problem-Free 1.5V BiCMOS Dynamic Logic Gate Circuit	J. B. Kuo; J. B. Kuo; JAMES-B KUO

顯示項目 11-60 / 176 (共4頁)
1 2 3 4 > >>
每頁顯示[10|25|50]項目

	English \| 正體中文 \| 简体中文 \| 總筆數 :0
	造訪人次 : 50685899 線上人數 : 248 教育部委託研究計畫計畫執行:國立臺灣大學圖書館