臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

	English \| 正體中文 \| 简体中文 \| 總筆數 :0
	造訪人次 : 50686377 線上人數 : 244 教育部委託研究計畫計畫執行:國立臺灣大學圖書館

搜尋範圍

進階搜尋

登入

管理

臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

關於TAIR
	計畫說明

瀏覽
	典藏機構
	作者
	題名
	日期
	統計圖表
	機構即時統計
	學術趨勢

消息
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

著作權
	出版社及期刊政策查詢
	TAIR著作權會議記錄

相關連結
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"j c m li"的相關文件

回到依作者瀏覽
依題名排序	依日期排序

顯示項目 36-45 / 76 (共8頁)
<< < 1 2 3 4 5 6 7 8 > >>
每頁顯示[10|25|50]項目

機構	日期	題名	作者
臺大學術典藏	2018-09-10T09:25:31Z	Testing of TSV-induced Small Delay Faults for Three Dimensional Integrated Circuits,	C.Y. Kuo;C. J. Shih;J. C. M. Li;K. Chakrabarty; C.Y. Kuo; C. J. Shih; J. C. M. Li; K. Chakrabarty; CHIEN-MO LI
臺大學術典藏	2018-09-10T09:25:31Z	Testing of TSV-induced Small Delay Faults for Three Dimensional Integrated Circuits,	C.Y. Kuo;C. J. Shih;J. C. M. Li;K. Chakrabarty; C.Y. Kuo; C. J. Shih; J. C. M. Li; K. Chakrabarty; CHIEN-MO LI
臺大學術典藏	2018-09-10T09:25:30Z	A Secure Test Wrapper Design against Internal and Boundary Scan Attacks for Embedded Cores	G.M. Chiu;J. C. M. Li; G.M. Chiu; J. C. M. Li; CHIEN-MO LI
臺大學術典藏	2018-09-10T09:25:30Z	A Secure Test Wrapper Design against Internal and Boundary Scan Attacks for Embedded Cores	G.M. Chiu;J. C. M. Li; G.M. Chiu; J. C. M. Li; CHIEN-MO LI
臺大學術典藏	2018-09-10T08:47:24Z	An Asynchronous Design for Testability and Implementation in Thin-film Transistor Technology	C. H. Cheng; J. C. M. Li; CHIEN-MO LI
臺大學術典藏	2018-09-10T08:47:24Z	Test-Clock Domain Optimization for Peak Power-Supply Noise Reduction During Scan	R.Y. Wen; Y.C. Huang; M.H. Tsai; K.Y. Liao; J. C.-M. Li; M.-T. Chang; M.-H. Tsai; C.-M. Tseng; H.-C. Li; CHIEN-MO LI
臺大學術典藏	2018-09-10T08:47:24Z	An At-speed Self-testable Technique for the High Speed Domino Adder	C. Liu; C. Liu; J. C.-M. Li; C.-P. Chen; CHIEN-MO LI; Y. Wang; M. Hsieh
臺大學術典藏	2018-09-10T08:19:10Z	Method for adjusting clock domain during layout of integrated circuit and associated computer readable medium	J. Y. Wen;J. C. M. Li; J. Y. Wen; J. C. M. Li; CHIEN-MO LI
臺大學術典藏	2018-09-10T08:19:10Z	Method for adjusting clock domain during layout of integrated circuit and associated computer readable medium	J. Y. Wen;J. C. M. Li; J. Y. Wen; J. C. M. Li; CHIEN-MO LI
臺大學術典藏	2018-09-10T08:19:09Z	DFT and Minimum Leakage Pattern Generation for Static Power Reduction During Test and Burn-in	W.-C. Kao;W.-S. Chuang;H.-T. Lin;J. C.-M. Li;V, Manquinho; W.-C. Kao; W.-S. Chuang; H.-T. Lin; J. C.-M. Li; V, Manquinho; CHIEN-MO LI

顯示項目 36-45 / 76 (共8頁)
<< < 1 2 3 4 5 6 7 8 > >>
每頁顯示[10|25|50]項目