|
English
|
正體中文
|
简体中文
|
2825920
|
|
???header.visitor??? :
31401148
???header.onlineuser??? :
1075
???header.sponsordeclaration???
|
|
|
???tair.name??? >
???browser.page.title.author???
|
"jiang jh"???jsp.browse.items-by-author.description???
Showing items 1-3 of 3 (1 Page(s) Totally) 1 View [10|25|50] records per page
國立交通大學 |
2014-12-08T15:44:00Z |
Unified functional decomposition via encoding for FPGA technology mapping
|
Jiang, JH; Jou, JY; Huang, JD |
國立交通大學 |
2014-12-08T15:27:39Z |
BDD based lambda set selection in Roth-Karp decomposition for LUT architecture
|
Jiang, JH; Jou, JY; Huang, JD; Wei, JS |
國立交通大學 |
2014-12-08T15:01:26Z |
A variable partitioning algorithm of BDD for FPGA technology mapping
|
Jiang, JH; Jou, JY; Huang, JD; Wei, JS |
Showing items 1-3 of 3 (1 Page(s) Totally) 1 View [10|25|50] records per page
|