臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

About TAIR
	About TAIR

Browse By
	Institution
	Author
	Title
	Date
	Statistics Chart
	Institution Facts
	Trend

News
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

Copyright
	Publisher & Journal Policy
	TAIR Copyright Conference Minutes

Related Links
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"jyi tsong lin"

Return to Browse by Author
Sorting by Title	Sort by Date

Showing items 136-156 of 156 (4 Page(s) Totally)
<< < 1 2 3 4 > >>
View [10|25|50] records per page

Institution	Date	Title	Author
國立中山大學	2003-05	High quality SGOI (SiGe-On-Insulator) wafer fabrication by Ge-Condensation	Pai-Chin Chen;Jyi-Tsong Lin;Yuan-Liang Liu;Zhao-Xin Jian
國立中山大學	2003	單系統晶片應用之新單電晶體DRAM記憶單元(I)	林吉聰; Jyi-Tsong Lin
國立中山大學	2002-08	High Speed Circuit Schemes for a Low Supply Voltage DRAM	Jyi-Tsong Lin;Shih-Zung Wei
國立中山大學	2002-05	An SOI MOSFET with Triple Recessed Body and Multi-Gate	Jyi-Tsong Lin;Ping-Shin Jue;Yan-Youg Xu;Shih-Chang Chang;Kuo-Ying Huang
國立中山大學	2001-12	Self-Heating And Bipolor Snap-Breakdown of A Triple Recessed Multi-Gate SOI MOSFET	Jyi-Tsong Lin;Ping-Shin Jue;Shih-Chang Chang;Kuo-Ying Huang
國立中山大學	2001-10	Recessed Multi-Gate SOI MOSFET's in Deep Decanonometer regime	Jyi-Tsong Lin;Shih-Chang Chang;Kuo-Ying Huang;Yan-Youg Xu;Ping-Shin Jue
國立中山大學	2001	深淺接面與毫微米元件之研究	林吉聰; Jyi-Tsong Lin
國立中山大學	2000-03	A NEW GCP CELL TECHNOLOGY FOR DRAM DESIGN	Harn-Bor Yang;Jyi-Tsong Lin
國立中山大學	2000-03	AN INITIAL OVERDRIVEN SENSE AMPLIFIER FOR LOW VOLTAGE DRAMs	Jyi-Tsong Lin;Cheng-Chih Hsu
國立中山大學	2000	多邊閘極元件的製作比較與特性的研究	林吉聰; Jyi-Tsong Lin
國立中山大學	1999-08	The I/O Line Boosted Sensing Scheme for High Performance DRAMs	Jyi-Tsong Lin;Cheng-Chih Hsu
國立中山大學	1998-08	A New Word Line Driver for Low Power DRAM's	Jyi-Tsong Lin;L. Tsai
國立中山大學	1995-09	A Simple General SOI Model for Efficient Circuit Simulation	Jyi-Tsong Lin
國立中山大學	1994-10	Parameter Characterization of Double Gate Ultra-Thin SOI MOSFET	Jyi-Tsong Lin
國立中山大學	1994-08	An Efficient SOI MOSFET's Model for SPICE-DC Analysis	Jyi-Tsong Lin;King-Yu Lu
國立中山大學	1994-08	A New DC Current Characteristic Model of SOI MOSFETS for Circuit Simulation	Jyi-Tsong Lin;Chung-Ming Lee
國立中山大學	1994	小幾何超薄SOI金氧半的CAD模型	林吉聰; Jyi-Tsong Lin
國立中山大學	1993-10	New Concepts of SOI Modelling for Use in Circuit Simulator	Jyi-Tsong Lin;K.G. Nichols
國立中山大學	1993-06	Reliability of Circuit-level Simulation	K.G. Nicholas;Jyi-Tsong Lin;A.D. Brown;T. Kazmierski;M. Zwolinski
國立中山大學	1992	Analytical Current Characteristics Model of SOI MOSFET	Jyi-Tsong Lin; Ken G. Nichols
國立中山大學	1985-05	A Logic/Timing Simulator for Digital MOSIC	Jyi-Tsong Lin;Chein-Wei Jen;Wen-Zen Shen;Chung-Len Lee

Showing items 136-156 of 156 (4 Page(s) Totally)
<< < 1 2 3 4 > >>
View [10|25|50] records per page

	English \| 正體中文 \| 简体中文 \| Total items :0
	Visitors : 50694042 Online Users : 221 Project Commissioned by the Ministry of Education Project Executed by National Taiwan University Library