臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

	English \| 正體中文 \| 简体中文 \| Total items :0
	Visitors : 50694172 Online Users : 269 Project Commissioned by the Ministry of Education Project Executed by National Taiwan University Library

Scope

Adv. Search

Login

Administrator

臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

About TAIR
	About TAIR

Browse By
	Institution
	Author
	Title
	Date
	Statistics Chart
	Institution Facts
	Trend

News
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

Copyright
	Publisher & Journal Policy
	TAIR Copyright Conference Minutes

Related Links
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"jyi tsong lin"

Return to Browse by Author
Sorting by Title	Sort by Date

Showing items 31-40 of 156 (16 Page(s) Totally)
<< < 1 2 3 4 5 6 7 8 9 10 > >>
View [10|25|50] records per page

Institution	Date	Title	Author
國立中山大學	2008-10	A New Process for Self-aligned Silicon-On-Insulator with Block Oxide and Its Memory Application for 1T-DRAM	Yi-Ming Tseng;Jyi-Tsong Lin;Yi-Chuen Eng;Shiang-Shi Kang;Hung-Jen Tseng;Ying-Chieh Tsai
國立中山大學	2008-10	Misalignment Issue between the Si-body and the Gate of a 30nm bSPIFET	Hung-Jen Tseng;Jyi-Tsong Lin;Yi-Chuen Eng;Bao-Tang Jheng;Yi-Ming Tseng;Shiang-Shi Kang
國立中山大學	2008-09	Characteristics and Reliability of Polysilicon Thin-Film Transistor with Multiple Trench Body	Kuo-Dong Huang;Jyi-Tsong Lin;Bao-Tang Jheng
國立中山大學	2008-09	A High Performance Polysilicon Thin-Film Transistor Built on a Trenched Body	Jyi-Tsong Lin;Kuo-Dong Huang
國立中山大學	2008-08	A Novel Pseudo Tri-Gate Vertical MOSFET with Source/Drain tie	Jyi-Tsong Lin;Ying-Chieh Tsai;Yi-Chuen Eng;Yi-Ming Tseng;Shiang-Shi Kang
國立中山大學	2008-08	Simulation of the Multi-Source/Drain SOI MOSFET	Jyi-Tsong Lin;Po-Hsieh Lin;Yi-Chuen Eng;Shiang-Shi Kang
國立中山大學	2008-06	Short-channel Characteristics of Self-aligned π-shaped Source/Drain Ultra-thin SOI MOSFETs	Jyi-Tsong Lin;Yi-Chuen Eng;Hau-Yuan Huang;Shiang-Shi Kang;Po-Hsieh Lin
國立中山大學	2008-06	An SOI-based Self-aligned Quasi-SOI MOSFET with π-shaped Semiconductor Conductive Layer	Yi-Chuen Eng;Jyi-Tsong Lin;Shiang-Shi Kang
國立中山大學	2008-06	An Advanced Non-classical Self-aligned Quasi-SOI MOSFET with π-shaped Semiconductor Conductive Layer to Ease Ultra-shallow Junction Requirement	Jyi-Tsong Lin;Yi-Chuen Eng;Ying-Chieh Tsai;Hung-Jen Tseng;Yi-Ming Tseng;Po-Hsieh Lin
國立中山大學	2008-06	A Study of LBO Effects in a 40 nm SA-MSCFET	Jyi-Tsong Lin;Yi-Chuen Eng;Shiang-Shi Kang

Showing items 31-40 of 156 (16 Page(s) Totally)
<< < 1 2 3 4 5 6 7 8 9 10 > >>
View [10|25|50] records per page