臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

About TAIR
	About TAIR

Browse By
	Institution
	Author
	Title
	Date
	Statistics Chart
	Institution Facts
	Trend

News
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

Copyright
	Publisher & Journal Policy
	TAIR Copyright Conference Minutes

Related Links
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"jyi tsong lin"

Return to Browse by Author
Sorting by Title	Sort by Date

Showing items 96-145 of 156 (4 Page(s) Totally)
<< < 1 2 3 4 > >>
View [10|25|50] records per page

Institution	Date	Title	Author
國立中山大學	2006-12	Fabrication of Polysilicon Thin-Film Transistor Built on Poly Buffer LOCOS	Jyi-Tsong Lin;Kuo-Dong Huang;Shih-Tsong Lin;Chu-Lun Wu;Chin-Lung Sung;Ya-Chang Chuo
國立中山大學	2006-11	An Investigation Of The Self-Aligned And Smart-Body-Tied Bottom-Gate Thin Film Transistor	Jyi-Tsong Lin;Wei-Jhe Yang;Jhen-Chen;Yi-Chuen Eng
國立中山大學	2006-11	Investigation Of The Novel Attribution In A New Vertical MOSFET With Upper And Internal L-Shape Buried Oxide	Jyi-Tsong Lin;Yu-Sheng Chen;Tai-Yi Lee;Kao-Cheng Lin
國立中山大學	2006-11	The Fabrication of Block-Oxide Thin-Film Transistor with Superior Subthreshold Characteristics	Jyi-Tsong Lin;Kuo-Dong Huang
國立中山大學	2006-10	An Investigation of the effects of Si thickness-induced variation of the electrical characteristics in FDSOI with block oxide	Yi-Chuen Eng;Jyi-Tsong Lin;Kuo-Dong Huang;Tai-Yi Lee;Kao-Cheng Lin
國立中山大學	2006-10	Characterization of the Self-aligned Pseudo-SOI Device Structures	Jyi-Tsong Lin;Yi-Chuen Eng
國立中山大學	2006-10	A Nanoscale bSPIFET to Overcome CMOS Scaling	Jyi-Tsong Lin;Yi-Chuen Eng;Tai-Yi Lee;Kao-Cheng Lin
國立中山大學	2006-08	A New 1T DRAM Cell With Enhanced Floating Body Effect	Jyi-Tsong Lin;M. Chang
國立中山大學	2006-07	Ultra-Short-Channel Characteristics of Planar MOSFETs with Block Oxide	Jyi-Tsong Lin;Yi-Chuen Eng;Kuo-Dong Huang;Tai-Yi Lee;Kao-Cheng Lin
國立中山大學	2006-07	HIGH PERFORMANCE THIN-FILM TRANSISTOR WITH L-SHAPED BLOCK OXIDE	Jyi-Tsong Lin;Yi-Chuen Eng;Tai-Yi Lee;Kao-Cheng Lin;Kuo-Dong Huang
國立中山大學	2006-05	Investigation of a Pseudo Vertical SOI MOSFET With L-Shaped Block Layer	Jyi-Tsong Lin;Kao-Cheng Lin;Tai-Yi Lee;Yi-Chuen Eng
國立中山大學	2006-05	A Kink-Free Polysilicon Thin-Film Transistor Built on Local Oxidation of Silicon (LOCOS)	Jyi-Tsong Lin;Kuo-Dong Huang;Chu-Lun Wu
國立中山大學	2006-05	A Novel Vertical MOSFET with Smart Source/ Body Contact	Tai-Yi Lee;Jyi-Tsong Lin;Yi-Chuen Eng;Kao-Cheng Lin
國立中山大學	2006-05	A Novel Device Architecture: Silicon on Partial Insulator with Block Oxide	Jyi-Tsong Lin;Yi-Chuen Eng;Tai-Yi Lee;Kao-Cheng Lin
國立中山大學	2006-05	Elimination of Floating-body Effect and Thermal Instability in a Nano Quasi-SOI MOSFET with π-shaped Semiconductor Layer	Jyi-Tsong Lin;Yi-Chuen Eng;Tai-Yi Lee;Kao-Cheng Lin
國立中山大學	2006-05	A Kink-Free Bottom Gate Poly-Si Thin-Film Transistor with Smart Body Tie	Jyi-Tsong Lin;Kuo-Dong Huang;Shih-Tsong Lin
國立中山大學	2006-05	A NOVEL FDSOI MOSFET WITH BLOCK OXIDE ENCLOSED BODY	Jyi-Tsong Lin;Yi-Chuen Eng;Kuo-Dong Huang;Tai-Yi Lee;Kao-Cheng Lin
國立中山大學	2006-05	A Novel Bottom Gate Polysilicon Thin-Film Transistor with Smart Body Tie	Jyi-Tsong Lin;Kuo-Dong Huang;Shih-Tsong Lin
國立中山大學	2006-05	The Fabrication of Single Electron Transistor by Polysilicon Thin Film and Point-Contact	Kuo-Dong Huang;Jyi-Tsong Lin
國立中山大學	2006-05	Investigation of the Novel Attributes of a Vertical MOSFET Device with Internal Block Layer: a 2D Simulation Study	Jyi-Tsong Lin;Kao-Cheng Lin;Tai-Yi Lee;Yi-Chuen Eng
國立中山大學	2006-05	A Nano Quasi-SOI MOSFET with π-shaped Semiconductor Layer	Yi-Chuen Eng;Jyi-Tsong Lin;Tai-Yi Lee;Kao-Cheng Lin
國立中山大學	2006-05	An Impact of Block Oxide on 50 nm Gate Length Planar MOSFETs	Jyi-Tsong Lin;Yi-Chuen Eng;Tai-Yi Lee;Kao-Cheng Lin;Kuo-Dong Huang
國立中山大學	2006	新多位元SONOS非揮發性記憶體之研發	林吉聰; Jyi-Tsong Lin
國立中山大學	2005-08	A 1.1V 25μW Sigma-Delta modulator	Shu-Ting Yang;Jyi-Tsong Lin
國立中山大學	2005-08	A 6-bit SAR pipelined ADC using improved TIQ technology	Yan-Huei Lee;Jyi-Tsong Lin
國立中山大學	2005-08	A LOW-POWER LOW-COST 6-BIT 256MHZS/S ANALOG TO DIGITAL CONVERTER USING SELECTIVE REFERENCE VOLTAGE	Chung-Hsiao Hsieh;Jyi-Tsong Lin
國立中山大學	2005-05	Using double-spacer technique to Fabricate Silicon on Partial Insulator with block oxide	Jyi-Tsong Lin;Yi-Chuen Eng;Chun-Ming Pan
國立中山大學	2005-05	Bottom Gate SOI MOSFET with Smart Body Tie	Jyi-Tsong Lin;Shih-Tsong Lin
國立中山大學	2005-05	New Fabrication Method of Silicon-On-Insulator (SOI) MOSFET	Jyi-Tsong Lin;Chu-Lun Wu
國立中山大學	2005-05	A new 1T DRAM Cell With Enhanced Floating Body Effect	Jyi-Tsong Lin;M. Chang
國立中山大學	2005-05	New Fabrication Method of Silicon-On-Insulator (SOI) MOSFET	Jyi-Tsong Lin;Chu-Lun Wu
國立中山大學	2005-05	Single Electron Device Operated in Room Temperature	Jyi-Tsong Lin;Kuo-Dong Huang
國立中山大學	2005-05	A New MOSFET with Block Spacer Enclosed Body	Jyi-Tsong Lin;Eng-Yi Chuen
國立中山大學	2004-12	A Recessed Multi-Gate PD SOI MOSFET and Its Threshold Voltage	Jyi-Tsong Lin;Kuo-ying Huang
國立中山大學	2004-12	Multiple Dots Effect Fabricated on Point-Contact Single Electron Transistor	Kuo-Dong Huang;Jyi-Tsong Lin;Yue-Min Wan;S.F. Hu;C.L. Sung
國立中山大學	2004-10	Multi-Gate SOI MOSFET for 3D IC fabrication	Jyi-Tsong Lin;Jian-Han Huang
國立中山大學	2004-08	A 2.5V 8-bit 100MHzS/s 15.3mW Cur rent Mode Folding and Interpolation Analog to Digital Conver ter Using Back-end Amplifier	Shi-Xuan;Jyi-Tsong Lin
國立中山大學	2004-08	A 3.3V 10-bit 50-MS/s Pipelined Analog-to-Digital Converter with Low-Deviation MDAC	Chun-Ta Wang;Jyi-Tsong Lin
國立中山大學	2004-05	A 71nm Cross-Gate SOI MOSFET for 3D IC fabricated on a bulk wafer	Jyi-Tsong Lin;Jian-Han Huang
國立中山大學	2004	奈米金氧半元件與快閃記憶體之新技術研發	林吉聰; Jyi-Tsong Lin
國立中山大學	2003-05	High quality SGOI (SiGe-On-Insulator) wafer fabrication by Ge-Condensation	Pai-Chin Chen;Jyi-Tsong Lin;Yuan-Liang Liu;Zhao-Xin Jian
國立中山大學	2003	單系統晶片應用之新單電晶體DRAM記憶單元(I)	林吉聰; Jyi-Tsong Lin
國立中山大學	2002-08	High Speed Circuit Schemes for a Low Supply Voltage DRAM	Jyi-Tsong Lin;Shih-Zung Wei
國立中山大學	2002-05	An SOI MOSFET with Triple Recessed Body and Multi-Gate	Jyi-Tsong Lin;Ping-Shin Jue;Yan-Youg Xu;Shih-Chang Chang;Kuo-Ying Huang
國立中山大學	2001-12	Self-Heating And Bipolor Snap-Breakdown of A Triple Recessed Multi-Gate SOI MOSFET	Jyi-Tsong Lin;Ping-Shin Jue;Shih-Chang Chang;Kuo-Ying Huang
國立中山大學	2001-10	Recessed Multi-Gate SOI MOSFET's in Deep Decanonometer regime	Jyi-Tsong Lin;Shih-Chang Chang;Kuo-Ying Huang;Yan-Youg Xu;Ping-Shin Jue
國立中山大學	2001	深淺接面與毫微米元件之研究	林吉聰; Jyi-Tsong Lin
國立中山大學	2000-03	A NEW GCP CELL TECHNOLOGY FOR DRAM DESIGN	Harn-Bor Yang;Jyi-Tsong Lin
國立中山大學	2000-03	AN INITIAL OVERDRIVEN SENSE AMPLIFIER FOR LOW VOLTAGE DRAMs	Jyi-Tsong Lin;Cheng-Chih Hsu
國立中山大學	2000	多邊閘極元件的製作比較與特性的研究	林吉聰; Jyi-Tsong Lin

Showing items 96-145 of 156 (4 Page(s) Totally)
<< < 1 2 3 4 > >>
View [10|25|50] records per page

	English \| 正體中文 \| 简体中文 \| Total items :0
	Visitors : 50701163 Online Users : 340 Project Commissioned by the Ministry of Education Project Executed by National Taiwan University Library