臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

	English \| 正體中文 \| 简体中文 \| Total items :0
	Visitors : 50712322 Online Users : 355 Project Commissioned by the Ministry of Education Project Executed by National Taiwan University Library

Scope

Adv. Search

Login

Administrator

臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

About TAIR
	About TAIR

Browse By
	Institution
	Author
	Title
	Date
	Statistics Chart
	Institution Facts
	Trend

News
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

Copyright
	Publisher & Journal Policy
	TAIR Copyright Conference Minutes

Related Links
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"k t cheng"

Return to Browse by Author
Sorting by Title	Sort by Date

Showing items 1-10 of 18 (2 Page(s) Totally)
1 2 > >>
View [10|25|50] records per page

Institution	Date	Title	Author
臺大學術典藏	2018-09-10T15:26:16Z	Design, automation, and test for low-power and reliable flexible electronics	T.-C. Huang;J.-L. Huang;K.-T. Cheng; T.-C. Huang; J.-L. Huang; K.-T. Cheng; JIUN-LANG HUANG
臺大學術典藏	2018-09-10T08:47:21Z	Robust Circuit Design for Flexible Electronics	T.-C Huang; J.-L. Huang; K.-T. Cheng; JIUN-LANG HUANG
臺大學術典藏	2018-09-10T07:42:21Z	Solving Constraint Satisfiability Problem for Automatic Generation of Design Verification Vectors	R.C.-Y. Huang; K.-T. Cheng; CHUNG-YANG HUANG
臺大學術典藏	2018-09-10T07:42:21Z	Electronic Design Automation: Synthesis, Verification, and Test	L-T. Wang;K-T. Cheng;Y-W. Chang;C-Y. Huang;et. al.; L-T. Wang; K-T. Cheng; Y-W. Chang; C-Y. Huang; et. al.; CHUNG-YANG HUANG
臺大學術典藏	2018-09-10T07:08:52Z	Libra - A Library-Independent Framework for Post-Layout Performance Optimization	R.C.-Y. Huang; Y. Wang; K.-T. Cheng; CHUNG-YANG HUANG
臺大學術典藏	2018-09-10T07:08:52Z	A New Extended Finite State Machine (EFSM) Model for RTL Design Verification	R.C.-Y. Huang; K.-T. Cheng; CHUNG-YANG HUANG
臺大學術典藏	2018-09-10T04:35:41Z	A Circuit SAT Solver with Signal Correlation Guided Learning	Feng Lu; Li-C. Wang; K-T. Cheng,; Ric C-Y. Huang; CHUNG-YANG HUANG
臺大學術典藏	2018-09-10T04:15:41Z	Testing Second-Order Delta-Sigma Modulators using Pseudo-Random Patterns	C. K. Ong; J. L. Huang; K. T. Cheng; JIUN-LANG HUANG
臺大學術典藏	2018-09-10T04:15:41Z	On-Chip Analog Response Extraction with 1-Bit Sigma-Delta Modulators	H. C. Hong; J. L. Huang; K. T. Cheng; C. W. Wu; JIUN-LANG HUANG
臺大學術典藏	2018-09-10T03:50:56Z	An on-chip short-time interval measurement technique for testing high-speed communication links	J.L. Huang; K.T. Cheng; JIUN-LANG HUANG

Showing items 1-10 of 18 (2 Page(s) Totally)
1 2 > >>
View [10|25|50] records per page