|
English
|
正體中文
|
简体中文
|
總筆數 :2856704
|
|
造訪人次 :
53745547
線上人數 :
1236
教育部委託研究計畫 計畫執行:國立臺灣大學圖書館
|
|
|
"king ku jei"的相關文件
顯示項目 1-6 / 6 (共1頁)
1
每頁顯示[10|25|50]項目
| 臺大學術典藏 |
2020-05-04T07:27:51Z |
Hierarchical value cache encoding for off-chip data bus.
|
Lin, Chung-Hsiang; Yang, Chia-Lin; King, Ku-Jei; CHIA-LIN YANG |
| 臺大學術典藏 |
2020-05-04T07:27:49Z |
PPT: joint performance/power/thermal management of DRAM memory for multi-core systems.
|
Lin, Chung-Hsiang;Yang, Chia-Lin;King, Ku-Jei; Lin, Chung-Hsiang; Yang, Chia-Lin; King, Ku-Jei; CHIA-LIN YANG |
| 臺大學術典藏 |
2018-07-05T01:53:24Z |
Hierarchical Value Cache Encoding for Off-Chip Data Bus
|
King, Ku-Jei; Yang, Chia-Lin; Lin, Chung-Hsiang; Lin, Chung-Hsiang; Yang, Chia-Lin; King, Ku-Jei |
| 國立臺灣大學 |
2007 |
Energy-Efficient Real-Time Task Scheduling with Task Rejection
|
Chen, Jian-Jia; Kuo, Tei-Wei; Yang, Chia-Lin; King, Ku-Jei |
| 臺大學術典藏 |
2007 |
Energy-Efficient Real-Time Task Scheduling with Task Rejection
|
Chen, Jian-Jia; Kuo, Tei-Wei; Yang, Chia-Lin; King, Ku-Jei; Chen, Jian-Jia; Kuo, Tei-Wei; Yang, Chia-Lin; King, Ku-Jei |
| 國立臺灣大學 |
2006 |
Hierarchical Value Cache Encoding for Off-Chip Data Bus
|
Lin, Chung-Hsiang; Yang, Chia-Lin; King, Ku-Jei |
顯示項目 1-6 / 6 (共1頁)
1
每頁顯示[10|25|50]項目
|
