English  |  正體中文  |  简体中文  |  Total items :2826576  
Visitors :  32002977    Online Users :  1062
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

"kun lin tsai"

Return to Browse by Author
Sorting by Title Sort by Date

Showing items 1-16 of 16  (1 Page(s) Totally)
1 
View [10|25|50] records per page

Institution Date Title Author
中原大學   N, N-二乙基乙醇胺/二乙烯三胺水溶液吸收二氧化碳之平衡溶解度量測研究 蔡坤霖; Kun-Lin Tsai
中原大學   N, N-二乙基乙醇胺/二乙烯三胺水溶液吸收二氧化碳之平衡溶解度量測研究 蔡坤霖; Kun-Lin Tsai
臺大學術典藏 2018-09-10T08:47:29Z A Priority Based Output Arbiter for NoC Router Cheng-Hao Chan,; Kun-Lin Tsai,; Feipei Lai,; Shun-Hung Tsai,; FEI-PEI LAI
臺大學術典藏 2018-09-10T06:03:24Z Low Power Scheduling Method using Multiple Supply Voltages Kun-Lin Tsai,; Ju-Yueh Lee,; Shanq-Jang Ruan,; Feipei Lai,; FEI-PEI LAI
臺大學術典藏 2018-09-10T06:02:26Z Using MR Thermometry to Monitor the Frozen Effect in High-Temperature Superconducting RF Coil System Li-Wei Kuo; Ching Yao; Kun-Lin Tsai; Hong-Chang Yang; Jyh-Horng Chen; JYH-HORNG CHEN
臺大學術典藏 2018-09-10T05:29:30Z Low Power Dynamic Bus Encoding for Deep Sub-micron Design Kun-Lin Tsai,; Shanq-Jang Ruan,; Li-Wei Chen,; Feipei Lai,; Edwin Naroska,; FEI-PEI LAI
臺大學術典藏 2018-09-10T05:29:29Z A Low Power Scheduling Method Using Dual Vdd and Dual Vth Kun-Lin Tsai,; Szu-Wei Chang,; Feipei Lai,; Shanq-Jang Ruan,; FEI-PEI LAI
臺大學術典藏 2018-09-10T04:59:56Z Circuit Partition and Reordering Technique for Low Power IP Kun-lin Tsai,; Shanq-jang Ruan,; Chun-ming Huang,; Edwin Naroska,; Feipei Lai,; FEI-PEI LAI
臺大學術典藏 2018-09-10T04:36:06Z State Reordering for Low Power Combinational Logic Kun-Lin Tsai,; Feipei Lai,; Shanq-Jang Ruan,; Szu-Wei Chang,; FEI-PEI LAI
臺大學術典藏 2018-09-10T03:51:00Z Synthesis of Partition-codec Architecture for Low Power and Small Area Circuit Design Shanq-Jang Ruan,; Jen-Chiun Lin,; Po-Hung Chen,; Kun-Lin Tsai,; Feipei Lai,; FEI-PEI LAI
臺大學術典藏 2018-09-10T03:50:59Z A bipartition-codec architecture to reduce power in pipelined circuits Shanq-Jang Ruan,; Rung-Ji Shang,; Feipei Lai,; Kun-Lin Tsai,; FEI-PEI LAI
國立臺灣科技大學 2008-06 A study on battery life tradeoff between deep sleep and sleep modes of an actual PDA Shanq-Jang Ruan;Kun-Lin Tsai;Wen-Yew Liang
國立臺灣海洋大學 2008 農業生物技術之潛在經濟效益分析-以台灣基改木瓜為例 Kun-Lin Tsai; 蔡坤霖
元培科技大學 2007-06-25 Use of Styrofoam Balls to Control Bioaerosol Emission in Wastewater Aeration Processes Hsueh Fen Hung;Yu Mei Kuo; Shu Chuan Chang;Chia Hao Wu;Kun Lin Tsai
國立高雄師範大學 2007-03 Effects of culture conditions on the mycelial growth and bioactive metabolites production in submerged culture of Cordyceps militaris 謝建元; Ing-Lung Shih;Kun-Lin Tsai;Chien-Yan Hsieh
臺大學術典藏 2001-05 An Entropy-Based Algorithm to Reduce Area Overhead for Bipartition-Codec Architecture Po-Hung Chen,; Shanq-Jang Ruan,; Kuen-Pin Wu,; Dai-Xun Hu,; Feipei Lai,; Kun-Lin Tsai,; FEI-PEI LAI

Showing items 1-16 of 16  (1 Page(s) Totally)
1 
View [10|25|50] records per page