English  |  正體中文  |  简体中文  |  Total items :0  
Visitors :  52733667    Online Users :  606
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

"kuo hsing cheng"

Return to Browse by Author
Sorting by Title Sort by Date

Showing items 11-20 of 20  (1 Page(s) Totally)
1 
View [10|25|50] records per page

Institution Date Title Author
國立高雄師範大學 2005-09 A Fast-Lock Mixed-Mode DLL with Wide-Range Operation and Multiphase Outputs Kuo-Hsing Cheng;Yu-Lung Lo; 羅有龍
國立高雄師範大學 2005-05 A Phase-detect Synchronous Mirror Delay for Fast Clock Skew-compensation Circuits Kuo-Hsing Cheng;Chen-Lung Wu;Yu-Lung Lo;Chia-Wei Su; 羅有龍
國立高雄師範大學 2004-09 A Fast-Lock DLL with Power-On Reset Circuit Kuo-Hsing Cheng;Yu-Lung Lo;Shu-Yu Jiang; 羅有龍
國立高雄師範大學 2004-08 A CMOS VCO for 1V, 1GHz PLL Applications Kuo-Hsing Cheng;Ching-Wen Lai;Yu-Lung Lo; 羅有龍
國立高雄師範大學 2004-08 A Phase-Locked Pulse Width Control Loop with Programmable Duty Cycle Kuo-Hsing Cheng;Chia-Wei Su;Cheng-Lung Wu;Yu-Lung Lo; 羅有龍
國立高雄師範大學 2004-08 A 2.2 GHz Programmable DLL-Based Frequency Multiplier for SOC Applications Kuo-Hsing Cheng;Shu-Ming Chang;Yu-Lung Lo;Shu-Yu Jiang; 羅有龍
國立高雄師範大學 2004-08 A Fast-Lock Mixed-Mode Delay-Locked Loop with Wide-Range Operation and Multiphase Outputs Kuo-Hsing Cheng;Yu-Lung Lo; 羅有龍
國立高雄師範大學 2004-05 A Fast-lock DLL with Power-on Reset Circuit Kuo-Hsing Cheng;Yu-Lung Lo; 羅有龍
國立高雄師範大學 2003-06 A Mixed-Mode Delay-Locked Loop for Wide-Range Operation and Multiphase Clock Generation Kuo-Hsing Cheng;Yu-Lung Lo;Wen-Fang Yu;Shu-Yin Hung; 羅有龍
國立高雄師範大學 2002-07 A Novel Power-On Reset Circuit Without Capacitor Kuo-Hsing Cheng;Yu-Lung Lo;Wei-Bin Yang; 羅有龍

Showing items 11-20 of 20  (1 Page(s) Totally)
1 
View [10|25|50] records per page