臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

???ui.leftmenu.abouttair???
	???ui.leftmenu.explanation???

???ui.leftmenu.bartitle???
	Repositories
	Author
	Title
	Date
	???ui.leftmenu.statisticschart???
	???ui.leftmenu.realtimefacts???
	???ui.leftmenu.trend???

???index.news???
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

???ui.leftmenu.copyrighttitle???
	???ui.leftmenu.copyrightpublisher???
	???ui.leftmenu.copyrightconference???

???ui.leftmenu.link???
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"kuo j b"???jsp.browse.items-by-author.description???

???jsp.browse.items-by-author.back???
???jsp.browse.items-by-author.order1???	???jsp.browse.items-by-author.order2???

Showing items 101-125 of 128 (6 Page(s) Totally)
<< < 1 2 3 4 5 6 > >>
View [10|25|50] records per page

Institution	Date	Title	Author
國立臺灣大學	1992-10	Delayed-turn-on phenomenon in accumulation-type SOI pMOS device operating at liquid nitrogen temperature	Kuo, J.B.; Sim, J.H.
臺大學術典藏	1992-10	A BiCMOS dynamic full adder circuit for VLSI implementation of high-speed parallel multipliers using Wallace tree reduction architecture	Kuo, J.B.; Liao, H.J.; Chen, H.P.; Kuo, J.B.; Liao, H.J.; Chen, H.P.; KuoJB
臺大學術典藏	1992-10	Delayed-turn-on phenomenon in accumulation-type SOI pMOS device operating at liquid nitrogen temperature	Kuo, J.B.; Sim, J.H.; Kuo, J.B.; Sim, J.H.; KuoJB
國立臺灣大學	1992-07	Simple analytical model for short-channel MOS devices	Chow, H.-C.; Feng, W.-S.; Kuo, J.B.
國立臺灣大學	1992-06	BiCMOS dynamic full adder circuit for high-speed parallel multipliers	Chen, H.P.; Liao, H.J.; Kuo, J.B.
國立臺灣大學	1992-06	A radical-partitioned coded block adaptive neural network structure for large-volume Chinese characters recognition	Kuo, J.B.; Mao, M.W.
臺大學術典藏	1992-06	A radical-partitioned coded block adaptive neural network structure for large-volume Chinese characters recognition	Kuo, J.B.; Mao, M.W.; Kuo, J.B.; Mao, M.W.; KuoJB
國立臺灣大學	1992-02	BiCMOS dynamic Manchester carry look ahead circuit for high speed arithmetic unit VLSI	Kuo, J.B.; Liao, H.J.; Chen, H.P.
臺大學術典藏	1992-02	BiCMOS dynamic Manchester carry look ahead circuit for high speed arithmetic unit VLSI	Kuo, J.B.; Liao, H.J.; Chen, H.P.; KuoJB; Kuo, J.B.; Liao, H.J.; Chen, H.P.
國立臺灣大學	1991-12	Analogue adaptive neural network circuit	Chiang, M.L.; Lu, T.C.; Kuo, J.B.
國立臺灣大學	1991-09	A BiCMOS tristate buffer for high-speed microprocessor VLSI	Kuo, J.B.; Liao, H.J.
國立臺灣大學	1991-09	Device-level transient analysis of a 1 μm six-transistor BiCMOS inverter circuit using a large-scale quasi-3D device simulator	Kuo, J.B.; Chen, Y.W.
臺大學術典藏	1991-09	A BiCMOS tristate buffer for high-speed microprocessor VLSI	Kuo, J.B.; Liao, H.J.; Kuo, J.B.; Liao, H.J.; KuoJB
臺大學術典藏	1991-09	Device-level transient analysis of a 1 μm six-transistor BiCMOS inverter circuit using a large-scale quasi-3D device simulator	Kuo, J.B.; Chen, Y.W.Kuojb; Kuo, J.B.; Chen, Y.W.; KuoJB
國立臺灣大學	1991-07	BiCMOS edge detector with correlated-double-sampling readout circuit for pattern recognition neural network	Kuo, J.B.; Chou, T.L.; Wong, E.J.
臺大學術典藏	1991-07	BiCMOS edge detector with correlated-double-sampling readout circuit for pattern recognition neural network	Kuo, J.B.; Chou, T.L.; Wong, E.J.; Kuo, J.B.; Chou, T.L.; Wong, E.J.; KuoJB
國立臺灣大學	1991-06	A structured adaptive neural network for pattern recognition VLSI	Kuo, J.B.; Wong, E.J.; Chen, C.C.; Hsiao, C.C.
國立臺灣大學	1991-06	Scaling consideration of BiCMOS SRAMs	Tsaur, J.J.; Jih, C.W.; Tsaur, H.W.; Kuo, J.B.
國立臺灣大學	1991-06	A BiCMOS image sensor with a chopper-stabilized edge detector and a correlated-double-sampling readout circuit for pattern recognition neural network VLSI operating at 77 K	Chou, T.L.; Wong, E.J.; Kuo, J.B.
國立臺灣大學	1991-06	A one-transistor synapse circuit with an analog LMS adaptive feedback for neural network VLSI	Lu, T.C.; Chiang, M.L.; Kuo, J.B.
臺大學術典藏	1991-06	A structured adaptive neural network for pattern recognition VLSI	Kuo, J.B.; Wong, E.J.; Chen, C.C.; Hsiao, C.C.; Kuo, J.B.; Wong, E.J.; Chen, C.C.; Hsiao, C.C.; KuoJB
國立臺灣大學	1991-05	Device-level analysis of a 1 μm BiCMOS inverter circuit operating at 77 K using a modified PISCES program	Kuo, J.B.; Chen, Y.W.; Lou, K.H.
國立臺灣大學	1991-05	A BiCMOS image sensor with a chopper-stabilized edge detector and a correlated-double-sampling readout circuit for neural network VLSI operating at 77 K	Chou, T.L.; Wong, E.J.; Lee, W.C.; Kuo, J.B.
國立臺灣大學	1991-05	A coded block adaptive neural network structure for pattern recognition VLSI	Kuo, J.B.; Chen, Y.K.; Lu, Y.H.; Mao, W.C.
臺大學術典藏	1991-05	Device-level analysis of a 1 μm BiCMOS inverter circuit operating at 77 K using a modified PISCES program	Kuo, J.B.; Chen, Y.W.; Lou, K.H.; Kuo, J.B.; Chen, Y.W.; Lou, K.H.; KuoJB

Showing items 101-125 of 128 (6 Page(s) Totally)
<< < 1 2 3 4 5 6 > >>
View [10|25|50] records per page

	English \| 正體中文 \| 简体中文 \| 2823024
	???header.visitor??? : 30226349 ???header.onlineuser??? : 901 ???header.sponsordeclaration???