|
|
???tair.name??? >
???browser.page.title.author???
|
"kuo j b"???jsp.browse.items-by-author.description???
Showing items 111-128 of 128 (6 Page(s) Totally)
<< < 1 2 3 4 5 6 > >>
View [10|25|50] records per page
| 國立臺灣大學 |
1991-09 |
A BiCMOS tristate buffer for high-speed microprocessor VLSI
|
Kuo, J.B.; Liao, H.J. |
| 國立臺灣大學 |
1991-09 |
Device-level transient analysis of a 1 μm six-transistor BiCMOS inverter circuit using a large-scale quasi-3D device simulator
|
Kuo, J.B.; Chen, Y.W. |
| 臺大學術典藏 |
1991-09 |
A BiCMOS tristate buffer for high-speed microprocessor VLSI
|
Kuo, J.B.; Liao, H.J.; Kuo, J.B.; Liao, H.J.; KuoJB |
| 臺大學術典藏 |
1991-09 |
Device-level transient analysis of a 1 μm six-transistor BiCMOS inverter circuit using a large-scale quasi-3D device simulator
|
Kuo, J.B.; Chen, Y.W.Kuojb; Kuo, J.B.; Chen, Y.W.; KuoJB |
| 國立臺灣大學 |
1991-07 |
BiCMOS edge detector with correlated-double-sampling readout circuit for pattern recognition neural network
|
Kuo, J.B.; Chou, T.L.; Wong, E.J. |
| 臺大學術典藏 |
1991-07 |
BiCMOS edge detector with correlated-double-sampling readout circuit for pattern recognition neural network
|
Kuo, J.B.; Chou, T.L.; Wong, E.J.; Kuo, J.B.; Chou, T.L.; Wong, E.J.; KuoJB |
| 國立臺灣大學 |
1991-06 |
A structured adaptive neural network for pattern recognition VLSI
|
Kuo, J.B.; Wong, E.J.; Chen, C.C.; Hsiao, C.C. |
| 國立臺灣大學 |
1991-06 |
Scaling consideration of BiCMOS SRAMs
|
Tsaur, J.J.; Jih, C.W.; Tsaur, H.W.; Kuo, J.B. |
| 國立臺灣大學 |
1991-06 |
A BiCMOS image sensor with a chopper-stabilized edge detector and a correlated-double-sampling readout circuit for pattern recognition neural network VLSI operating at 77 K
|
Chou, T.L.; Wong, E.J.; Kuo, J.B. |
| 國立臺灣大學 |
1991-06 |
A one-transistor synapse circuit with an analog LMS adaptive feedback for neural network VLSI
|
Lu, T.C.; Chiang, M.L.; Kuo, J.B. |
| 臺大學術典藏 |
1991-06 |
A structured adaptive neural network for pattern recognition VLSI
|
Kuo, J.B.; Wong, E.J.; Chen, C.C.; Hsiao, C.C.; Kuo, J.B.; Wong, E.J.; Chen, C.C.; Hsiao, C.C.; KuoJB |
| 國立臺灣大學 |
1991-05 |
Device-level analysis of a 1 μm BiCMOS inverter circuit operating at 77 K using a modified PISCES program
|
Kuo, J.B.; Chen, Y.W.; Lou, K.H. |
| 國立臺灣大學 |
1991-05 |
A BiCMOS image sensor with a chopper-stabilized edge detector and a correlated-double-sampling readout circuit for neural network VLSI operating at 77 K
|
Chou, T.L.; Wong, E.J.; Lee, W.C.; Kuo, J.B. |
| 國立臺灣大學 |
1991-05 |
A coded block adaptive neural network structure for pattern recognition VLSI
|
Kuo, J.B.; Chen, Y.K.; Lu, Y.H.; Mao, W.C. |
| 臺大學術典藏 |
1991-05 |
Device-level analysis of a 1 μm BiCMOS inverter circuit operating at 77 K using a modified PISCES program
|
Kuo, J.B.; Chen, Y.W.; Lou, K.H.; Kuo, J.B.; Chen, Y.W.; Lou, K.H.; KuoJB |
| 臺大學術典藏 |
1991-05 |
A coded block adaptive neural network structure for pattern recognition VLSI
|
Kuo, J.B.; Chen, Y.K.; Lu, Y.H.; Mao, W.C.; KuoJB; Kuo, J.B.; Chen, Y.K.; Lu, Y.H.; Mao, W.C |
| 國立臺灣大學 |
1990 |
An Improved Analytical Model of Short Channel MOSFETs Suitable for Circuit Simulation
|
Chow, H. C.; Wang, J. H.; Kuo, J, B.; 馮武雄; Chow, H. C.; Wang, J. H.; Kuo, J, B.; Feng, Wu-Shiung |
| 國立臺灣大學 |
1989-09 |
Performance analysis of a BiNMOS device
|
Kuo, J.B.; Rosseel, G.P.; Dutton, R.W. |
Showing items 111-128 of 128 (6 Page(s) Totally)
<< < 1 2 3 4 5 6 > >>
View [10|25|50] records per page
|
