English  |  正體中文  |  简体中文  |  2822924  
???header.visitor??? :  30050063    ???header.onlineuser??? :  1056
???header.sponsordeclaration???
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
???ui.leftmenu.abouttair???

???ui.leftmenu.bartitle???

???index.news???

???ui.leftmenu.copyrighttitle???

???ui.leftmenu.link???

"kuo j b"???jsp.browse.items-by-author.description???

???jsp.browse.items-by-author.back???
???jsp.browse.items-by-author.order1??? ???jsp.browse.items-by-author.order2???

Showing items 86-110 of 128  (6 Page(s) Totally)
<< < 1 2 3 4 5 6 > >>
View [10|25|50] records per page

Institution Date Title Author
國立臺灣大學 1993-10 Saturation region model for a-Si:H TFTs using a quasi-two-dimensional approach Kuo, J.B.; Chen, S.S.
國立臺灣大學 1993-10 An analytical back gate bias dependent threshold voltage model for SiGe-channel ultra-thin SOI PMOS devices Kuo, J.B.; Tang, M.C.; Sim, J.H.
臺大學術典藏 1993-10 Saturation region model for a-Si:H TFTs using a quasi-two-dimensional approach Kuo, J.B.; Chen, S.S.; Kuo, J.B.; Chen, S.S.; KuoJB
臺大學術典藏 1993-10 An analytical back gate bias dependent threshold voltage model for SiGe-channel ultra-thin SOI PMOS devices Kuo, J.B.; Tang, M.C.; Sim, J.H.; Kuo, J.B.; Tang, M.C.; Sim, J.H.; KuoJB
國立臺灣大學 1993-08 Analytical drain current model for a-Si:H TFTs by simultaneously considering localised deep and tail states Kuo, J.B.; Chen, C.S.
臺大學術典藏 1993-08 Analytical drain current model for a-Si:H TFTs by simultaneously considering localised deep and tail states Kuo, J.B.; Chen, C.S.; Kuo, J.B.; Chen, C.S.; KuoJB
國立臺灣大學 1993-05 A BiCMOS dynamic divider circuit using a nonrestoring iterative architecture with carry look ahead for CPU VLSI Kuo, J.B.; Chen, H.P.; Huang, H.J.
國立臺灣大學 1993-05 Accumulation-type vs. inversion-type of an ultra-thin SIO PMOS device operating at 300 K and 77 K: subthreshold behavior and pull-up switching performance of a CMOS inverter Kuo, J.B.; Sim, J.H.
國立臺灣大學 1993-05 A coded block neural network system suitable for VLSI implementation using an adaptive learning-rate epoch-based back propagation technique Mao, M.W.; Chen, B.Y.; Kuo, J.B.
臺大學術典藏 1993-05 A BiCMOS dynamic divider circuit using a nonrestoring iterative architecture with carry look ahead for CPU VLSI Kuo, J.B.; Chen, H.P.; Huang, H.J.; Kuo, J.B.; Chen, H.P.; Huang, H.J.; KuoJB
臺大學術典藏 1993-05 Accumulation-type vs. inversion-type of an ultra-thin SIO PMOS device operating at 300 K and 77 K: subthreshold behavior and pull-up switching performance of a CMOS inverter Kuo, J.B.; Sim, J.H.; Kuo, J.B.; Sim, J.H.; KuoJB
國立臺灣大學 1993-03 BiCMOS dynamic minimum circuit using a parallel comparison algorithm for fuzzy controllers Chen, S.S.; Chiang, C.S.; Su, K.W.; Kuo, J.B.
國立臺灣大學 1993 An Improved Analytical Short-Channel MOSFET Model Valid in All Regions of Operation for Analog/Digital Circuit Si[20642:0:4] 50300022:31:An Improved Analytical Short-Channel MOSFET Model Valid in All Regions of Operation for Analog/Digit Chow, H. C.; 馮武雄; Kuo, J. B.; Chow, H. C.; Feng, Wu-Shiung; Kuo, J. B.
國立臺灣大學 1992-10 Coded block neural network VLSI system using an adaptive learning-rate technique to train Chinese character patterns Chen, B.Y.; Mao, M.W.; Kuo, J.B.
國立臺灣大學 1992-10 A BiCMOS dynamic full adder circuit for VLSI implementation of high-speed parallel multipliers using Wallace tree reduction architecture Kuo, J.B.; Liao, H.J.; Chen, H.P.
國立臺灣大學 1992-10 Delayed-turn-on phenomenon in accumulation-type SOI pMOS device operating at liquid nitrogen temperature Kuo, J.B.; Sim, J.H.
臺大學術典藏 1992-10 A BiCMOS dynamic full adder circuit for VLSI implementation of high-speed parallel multipliers using Wallace tree reduction architecture Kuo, J.B.; Liao, H.J.; Chen, H.P.; Kuo, J.B.; Liao, H.J.; Chen, H.P.; KuoJB
臺大學術典藏 1992-10 Delayed-turn-on phenomenon in accumulation-type SOI pMOS device operating at liquid nitrogen temperature Kuo, J.B.; Sim, J.H.; Kuo, J.B.; Sim, J.H.; KuoJB
國立臺灣大學 1992-07 Simple analytical model for short-channel MOS devices Chow, H.-C.; Feng, W.-S.; Kuo, J.B.
國立臺灣大學 1992-06 BiCMOS dynamic full adder circuit for high-speed parallel multipliers Chen, H.P.; Liao, H.J.; Kuo, J.B.
國立臺灣大學 1992-06 A radical-partitioned coded block adaptive neural network structure for large-volume Chinese characters recognition Kuo, J.B.; Mao, M.W.
臺大學術典藏 1992-06 A radical-partitioned coded block adaptive neural network structure for large-volume Chinese characters recognition Kuo, J.B.; Mao, M.W.; Kuo, J.B.; Mao, M.W.; KuoJB
國立臺灣大學 1992-02 BiCMOS dynamic Manchester carry look ahead circuit for high speed arithmetic unit VLSI Kuo, J.B.; Liao, H.J.; Chen, H.P.
臺大學術典藏 1992-02 BiCMOS dynamic Manchester carry look ahead circuit for high speed arithmetic unit VLSI Kuo, J.B.; Liao, H.J.; Chen, H.P.; KuoJB; Kuo, J.B.; Liao, H.J.; Chen, H.P.
國立臺灣大學 1991-12 Analogue adaptive neural network circuit Chiang, M.L.; Lu, T.C.; Kuo, J.B.

Showing items 86-110 of 128  (6 Page(s) Totally)
<< < 1 2 3 4 5 6 > >>
View [10|25|50] records per page