English  |  正體中文  |  简体中文  |  Total items :0  
Visitors :  52870542    Online Users :  695
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

"lai feipei"

Return to Browse by Author
Sorting by Title Sort by Date

Showing items 221-245 of 253  (11 Page(s) Totally)
<< < 2 3 4 5 6 7 8 9 10 11 > >>
View [10|25|50] records per page

Institution Date Title Author
國立臺灣大學 1999-02 The impacts of synchronized and non-synchronized reception on broadcast in multihop radio networks Pan, Kuang-Hung; Wu, Hsiao-Kuang; Shang, Rung-Ji; Lai, Feipei
國立臺灣大學 1999 Multiple branch Prediction for Wide-Issue Superscalar Hwang, Shu-Lin; Chen, Che-Chun; Lai, Feipei
國立臺灣大學 1999 Commit Protocol for Lower-Powered Mobile Clients Lin, Yen-Wen; Wu, Hsiao-Kuang; Lai, Feipei
國立臺灣大學 1999 FACE: Fine-tuned Architecture Codesign Environment for ASIP Development Jeng, I-Horng; Lai, Feipei; Tseng, Yuh-Dar
國立臺灣大學 1997 Region-based template deformation and masking for eye-feature extraction and description Deng, Jyh-Yuan; Lai, Feipei
國立彰化師範大學 1996-10 Image Shading Taking into Account Relativistic Effects Chang, Meng-chou; Lai, Feipei; Chen, Wei-chao
國立彰化師範大學 1996-03 Efficient Exploitation of Instruction-Level Parallelism for Superscalar Processors by the Conjugate Register File Scheme Chang, Meng-chou; Lai, Feipei
國立臺灣大學 1995-08 A simple tree pattern matching algorithm for code generator Chen, Tzer-Shyong; Lai, Feipei; Shang, Rung-Ji
國立臺灣大學 1994-12 A performance evaluation procedure for a class of growable ATM switches Tsai, Zsehong; Yu, Kangyei; Lai, Feipei
臺大學術典藏 1994-12 A performance evaluation procedure for a class of growable ATM switches Tsai, Zsehong; Yu, Kangyei; Lai, Feipei; Tsai, Zsehong; Yu, Kangyei; Lai, Feipei; TsaiZsehong
國立臺灣大學 1994-05 The complementary relationship of interprocedural register allocation and inlining Lai, Feipei; Chao, Yung-Kuang
國立彰化師範大學 1994-03 A Superscalar Micro-architecture Supporting Aggressive Instruction Scheduling Chang, Meng-chou; Lai, Feipei
國立臺灣大學 1994-01 A pipeline bubbles reduction technique for the Monsoon dataflow architecture Lai, Feipei; Tsai, Fong-Chou
國立臺灣大學 1993-10 Arden - Architecture Development Environment Lai, Feipei; Hwang, Shu-Lin; Chen, Tzer-Shyong; Hsieh, Chia-Rung
國立彰化師範大學 1992-12 Exploiting Instruction-Level Parallelism with the Conjugate Register File Scheme Chang, Meng-chou; Lai, Feipei; Shang, Rung-ji
淡江大學 1992-11-11 Estimating register cost using spots Lai, Feipei; Yeh, Chia-cheng; 李鴻璋; Lee, Hung-chang
國立臺灣大學 1992-11 Estimating register cost using spots Lai, Feipei; Yeh, Chia-Cheng; Lee, Hung-Chang
淡江大學 1992-09-01 Register allocation via dynamically updated information 賴飛羆; Lai, Feipei; 葉家誠; Yeh, Chia-cheng; 李鴻璋; Lee, Hung-chang
淡江大學 1992-09-01 動態資訊式暫存器配置法 賴飛羆; Lai, Feipei; 葉家誠; Yeh, Chia-cheng; 李鴻璋; Lee, Hung-chang
國立彰化師範大學 1992-05 Enhancing Boosting with Semantic Register in a Superscalar Processor Lai, Feipei; Chang, Meng-chou
國立臺灣大學 1991-10 An intelligent trend prediction and reversal recognition system using dual-module neural networks Jang, Gia-Shuh; Lai, Feipei; Jiang, Bor-Wei; Chien, Li-Hua
國立臺灣大學 1991-09 Analysis of branch handling strategies under hierarchical memory system Lee, Hung-Chung; Lai, Feipei
國立彰化師範大學 1991-05 ARES-Architecture REinforcing Superscalar Lin, Yuh-Haur; Lai, Feipei; Chang, Meng-chou
國立臺灣大學 1991-05 ARES-architecture reinforcing superscalar Lin, Yuh-Haur; Lai, Feipei; Chang, Meng-Chou
國立臺灣大學 1990-11 A memory management unit and cache controller for the MARS system Lai, Feipei; Wu, Chyuan-Yow; Parng, Tai-Ming

Showing items 221-245 of 253  (11 Page(s) Totally)
<< < 2 3 4 5 6 7 8 9 10 11 > >>
View [10|25|50] records per page