|
English
|
正體中文
|
简体中文
|
0
|
|
???header.visitor??? :
52780139
???header.onlineuser??? :
609
???header.sponsordeclaration???
|
|
|
|
???tair.name??? >
???browser.page.title.author???
|
"lai feipei"???jsp.browse.items-by-author.description???
Showing items 246-253 of 253 (11 Page(s) Totally)
<< < 2 3 4 5 6 7 8 9 10 11 > >>
View [10|25|50] records per page
| 國立臺灣大學 |
1990-11 |
Optimization on instruction reorganization
|
Lai, Feipei; Lee, Hung-Chang; Lee, Chun-Luh |
| 國立臺灣大學 |
1990-04 |
MARS performance evaluation with different interconnection networks
|
Lai, Feipei; Tzeng, Lea-Ming; Chang, Thom-Ling; Parng, Tai-Ming |
| 淡江大學 |
1990-03 |
MARS: aRISC-based architecture for Lisp
|
Lee, Hung-Chang; Lai, Feipei; Tsai, Jenn-yuan; Parng, Tai-ming |
| 國立臺灣大學 |
1990 |
MARS: a RISC-based architecture for Lisp
|
Lee, Hung-Chang; Lai, Feipei; Tsai, Jenn-Yuan; Parng, Tai-Ming |
| 國立臺灣大學 |
1989-10 |
MARS-a RISC-based architecture for LISP
|
Lee, Hung-Chang; Lai, Feipei; Tsai, Jenn-Yuan; Parng, Tai-Ming; Li, Yu-Gang |
| 國立臺灣大學 |
1989-05 |
An upper-bound algorithm for gate-level delay analysis
|
Lu, Sunshin; Lai, Feipei |
| 國立臺灣大學 |
1989-05 |
A grouping heuristic algorithm for gate matrix layout
|
Liu, Jongping; Lai, Feipei |
| 國立臺灣大學 |
1989-05 |
MARS-Multiprocessor architecture reconciling symbolic with numerical processing-a CPU ensemble with zero-delay branch/jump
|
Jang, Gia-Shuh; Lai, Feipei; Lee, Hung-Chang; Maa, Yeong-Chang; Parng, Tai-Ming; Tsai, Jenn-Yuan |
Showing items 246-253 of 253 (11 Page(s) Totally)
<< < 2 3 4 5 6 7 8 9 10 11 > >>
View [10|25|50] records per page
|
