|
English
|
正體中文
|
简体中文
|
Total items :0
|
|
Visitors :
52606399
Online Users :
935
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
|
|
|
|
Taiwan Academic Institutional Repository >
Browse by Author
|
"lai yen tai"
Showing items 1-15 of 15 (1 Page(s) Totally)
1
View [10|25|50] records per page
| 國立成功大學 |
2016-11 |
A High-Throughput JPEG XR Encoder
|
Tseng, Chao-Feng; Lai, Yen-Tai |
| 國立成功大學 |
2016-03 |
Fast coding unit decision and mode selection for intra-frame coding in high-efficiency video coding
|
Tseng, Chao-Feng; Lai, Yen-Tai |
| 國立成功大學 |
2014-05 |
Design of a 1-GSample/s 9-b double sampling track-and-hold amplifier in BiCMOS technology
|
Lin, Hung-Yi; Lai, Yen-Tai |
| 國立成功大學 |
2013-06 |
IMPROVED TIME-MULTIPLEXED FPGA ARCHITECTURE AND ALGORITHM FOR MINIMIZING COMMUNICATION COST DESIGNS
|
Kao, Chi-Chou; Lai, Yen-Tai |
| 國立成功大學 |
2013-02 |
DESIGN OF LOW POWER TWO-PHASE CMOS BUFFER FOR LARGE CAPACITIVE LOADING APPLICATIONS
|
Lin, Hung-Yi; Lai, Yen-Tai |
| 國立成功大學 |
2012 |
Design of 1-GSample/s 9-b BiCMOS track-and-hold amplifier with high linear input stage
|
Lin, Hung-Yi; Lai, Yen-Tai |
| 國立成功大學 |
2010 |
A Performance-Driven Rotational Invariant Image Retrieval System
|
Lai, Yen-Tai; Kao, Chi-Chou; Tai, Tzu-Chiang; Yeh, Andwen-Chun |
| 國立成功大學 |
2010 |
An Optimization Communication Cost Algorithm for Dynamically Reconfigurable FPGAs
|
Kao, Chi-Chou; Tai, Tzu-Chiang; Lai, Yen-Tai |
| 國立成功大學 |
2007-02 |
Circuit design for Yau filter
|
Lai, Yen-Tai; Yau, Stephen S. T. |
| 國立成功大學 |
2006-05 |
Unsupervised spatiotemporal segmentation algorithm for on-chip video systems
|
Kao, Chi-Chou; Chen, Chuen-Yau; Lai, Yen-Tai |
| 國立成功大學 |
2005-01 |
An efficient algorithm for finding the minimal-area FPGA technology mapping
|
Kao, Chi-Chou; Lai, Yen-Tai |
| 國立成功大學 |
2003-03 |
Explicit solution of DMZ equation in nonlinear filtering via solution of ODEs
|
Yau, Stephen S. T.; Lai, Yen-Tai |
| 國立成功大學 |
2002-11 |
Technology mapping algorithm for heterogeneous field programmable gate arrays
|
Lai, Yen-Tai; Kao, Chi-Chou |
| 國立成功大學 |
2001-11 |
A routability driven technology mapping algorithm for LUT based FPGA designs
|
Kao, Chi-Chou; Lai, Yen-Tai |
| 國立成功大學 |
2001-08 |
Graph-theory-based simplex algorithm for VLSI layout spacing problems with multiple variable constraints
|
Wang, Lih-Yang; Lai, Yen-Tai |
Showing items 1-15 of 15 (1 Page(s) Totally)
1
View [10|25|50] records per page
|
