English  |  正體中文  |  简体中文  |  0  
???header.visitor??? :  52347634    ???header.onlineuser??? :  1214
???header.sponsordeclaration???
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
???ui.leftmenu.abouttair???

???ui.leftmenu.bartitle???

???index.news???

???ui.leftmenu.copyrighttitle???

???ui.leftmenu.link???

"lan chou cho"???jsp.browse.items-by-author.description???

???jsp.browse.items-by-author.back???
???jsp.browse.items-by-author.order1??? ???jsp.browse.items-by-author.order2???

Showing items 1-7 of 7  (1 Page(s) Totally)
1 
View [10|25|50] records per page

Institution Date Title Author
臺大學術典藏 2018-09-10T07:41:57Z A 33.6-to-33.8Gb/s burst-mode CDR in 90nm CMOS technology Lan-Chou Cho;Chihun Lee;Chao-Ching Hung;Shen-Iuan Liu; Lan-Chou Cho; Chihun Lee; Chao-Ching Hung; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T07:41:57Z A 33.6-to-33.8Gb/s burst-mode CDR in 90nm CMOS technology Lan-Chou Cho;Chihun Lee;Chao-Ching Hung;Shen-Iuan Liu; Lan-Chou Cho; Chihun Lee; Chao-Ching Hung; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T07:08:37Z A 57.1-59GHz CMOS fractional-N frequency synthesizer using quantization noise shifting technique Chao-Ching Hung;Chihun Lee;Lan-Chou Cho;Shen-Iuan Liu; Chao-Ching Hung; Chihun Lee; Lan-Chou Cho; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T07:08:37Z A 57.1-59GHz CMOS fractional-N frequency synthesizer using quantization noise shifting technique Chao-Ching Hung;Chihun Lee;Lan-Chou Cho;Shen-Iuan Liu; Chao-Ching Hung; Chihun Lee; Lan-Chou Cho; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T07:08:36Z 93.5~ 109.4GHz CMOS injection-locked frequency divider with 15.3% locking range Lan-Chou Cho;Kun-Hung Tsai;Chao-Ching Hung;Shen-Iuan Liu; Lan-Chou Cho; Kun-Hung Tsai; Chao-Ching Hung; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T07:08:36Z 93.5~ 109.4GHz CMOS injection-locked frequency divider with 15.3% locking range Lan-Chou Cho;Kun-Hung Tsai;Chao-Ching Hung;Shen-Iuan Liu; Lan-Chou Cho; Kun-Hung Tsai; Chao-Ching Hung; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏 2018-09-10T05:27:05Z A 0.1-25.5-GHz differential cascaded-distributed amplifier in 0.18-μm CMOS Technology Chihun Lee; Lan-Chou Cho; Shen-Iuan Liu; SHEN-IUAN LIU

Showing items 1-7 of 7  (1 Page(s) Totally)
1 
View [10|25|50] records per page