|
English
|
正體中文
|
简体中文
|
2815992
|
|
???header.visitor??? :
27532409
???header.onlineuser??? :
573
???header.sponsordeclaration???
|
|
|
|
???tair.name??? >
???browser.page.title.author???
|
"lee tgy"???jsp.browse.items-by-author.description???
Showing items 1-3 of 3 (1 Page(s) Totally)
1
View [10|25|50] records per page
| 國立交通大學 |
2014-12-08T15:45:20Z |
An empirical three-dimensional crossover capacitance model for multilevel interconnect VLSI circuits
|
Wong, SC; Lee, TGY; Ma, DJ; Chao, CJ |
| 國立交通大學 |
2014-12-08T15:43:09Z |
Generalized interconnect delay time and crosstalk models: I. Applications of interconnect optimization design
|
Lee, TGY; Tseng, TY; Wong, SC; Yang, CJ; Liang, MS; Cheng, HC |
| 國立交通大學 |
2014-12-08T15:43:09Z |
Generalized interconnect delay time and crosstalk models: II. Crosstalk-induced delay time deterioration and worst crosstalk models
|
Lee, TGY; Tseng, TY; Wong, SC; Yang, CJ; Liang, MS; Cheng, HC |
Showing items 1-3 of 3 (1 Page(s) Totally)
1
View [10|25|50] records per page
|
