|
|
???tair.name??? >
???browser.page.title.author???
|
"li hsiang pang"???jsp.browse.items-by-author.description???
Showing items 1-10 of 24 (3 Page(s) Totally)
1 2 3 > >>
View [10|25|50] records per page
| 臺大學術典藏 |
2022-09-21T23:30:54Z |
DL-RSIM: A Reliability and Deployment Strategy Simulation Framework for ReRAM-based CNN Accelerators
|
Lin, Wei Ting; Cheng, Hsiang Yun; CHIA-LIN YANG; Lin, Meng Yao; Lien, Kai; Hu, Han Wen; Chang, Hung Sheng; Li, Hsiang Pang; Chang, Meng Fan; Tsou, Yen Ting; Nien, Chin Fu |
| 臺大學術典藏 |
2020-05-04T08:06:49Z |
On Trading Wear-leveling with Heal-leveling.
|
Chang, Yu-Ming;Chang, Yuan-Hao;Chen, Jian-Jia;Kuo, Tei-Wei;Li, Hsiang-Pang;Lue, Hang-Ting; Chang, Yu-Ming; Chang, Yuan-Hao; Chen, Jian-Jia; Kuo, Tei-Wei; Li, Hsiang-Pang; Lue, Hang-Ting; TEI-WEI KUO |
| 臺大學術典藏 |
2020-05-04T08:06:48Z |
A PCM translation layer for integrated memory and storage management.
|
Chang, Bing-Jing;Chang, Yuan-Hao;Chang, Hung-Sheng;Kuo, Tei-Wei;Li, Hsiang-Pang; Chang, Bing-Jing; Chang, Yuan-Hao; Chang, Hung-Sheng; Kuo, Tei-Wei; Li, Hsiang-Pang; TEI-WEI KUO |
| 臺大學術典藏 |
2020-05-04T08:06:47Z |
A Light-Weighted Software-Controlled Cache for PCM-based Main Memory Systems.
|
Chang, Hung-Sheng;Chang, Yuan-Hao;Kuo, Tei-Wei;Li, Hsiang-Pang; Chang, Hung-Sheng; Chang, Yuan-Hao; Kuo, Tei-Wei; Li, Hsiang-Pang; TEI-WEI KUO |
| 臺大學術典藏 |
2020-05-04T08:06:46Z |
How to improve the space utilization of dedup-based PCM storage devices?
|
TEI-WEI KUO; Li, Hsiang-Pang; Chang, Hung-Sheng; Kuo, Tei-Wei; Chang, Yuan-Hao; Lin, Chun-Ta; Lin, Chun-Ta;Chang, Yuan-Hao;Kuo, Tei-Wei;Chang, Hung-Sheng;Li, Hsiang-Pang |
| 臺大學術典藏 |
2020-05-04T08:06:45Z |
Pattern-aware write-back strategy to minimize energy consumption of PCM-based storage systems.
|
Chang, Hung-Sheng; Chang, Hung-Sheng;Chang, Yuan-Hao;Kuan, Yuan-Hung;Huang, Xiang-Zhi;Kuo, Tei-Wei;Li, Hsiang-Pang; Chang, Yuan-Hao; Kuan, Yuan-Hung; Huang, Xiang-Zhi; Kuo, Tei-Wei; Li, Hsiang-Pang; TEI-WEI KUO |
| 臺大學術典藏 |
2020-05-04T08:06:43Z |
A partnership-based approach to minimize the maximal response time of flash-memory storage systems.
|
Wang, Tse-Yuan; Tsao, Che-Wei; Chang, Yuan-Hao; Kuo, Tei-Wei; Li, Hsiang-Pang; TEI-WEI KUO |
| 臺大學術典藏 |
2020-05-04T07:27:45Z |
A buffer cache architecture for smartphones with hybrid DRAM/PCM memory.
|
CHIA-LIN YANG; Wang, Cheng-Yuan Michael; Li, Hsiang-Pang; Yang, Chia-Lin; Lin, Ye-Jyun; Lin, Ye-Jyun;Yang, Chia-Lin;Li, Hsiang-Pang;Wang, Cheng-Yuan Michael |
| 臺大學術典藏 |
2020-05-04T07:27:45Z |
EC-Cache: Exploiting Error Locality to Optimize LDPC in NAND Flash-Based SSDs.
|
Liu, Ren-Shuo;Chuang, Meng-Yen;Yang, Chia-Lin;Li, Cheng-Hsuan;Ho, Kin-Chu;Li, Hsiang-Pang; Liu, Ren-Shuo; Chuang, Meng-Yen; Yang, Chia-Lin; Li, Cheng-Hsuan; Ho, Kin-Chu; Li, Hsiang-Pang; CHIA-LIN YANG |
| 臺大學術典藏 |
2020-05-04T07:27:42Z |
Sparse ReRAM engine: joint exploration of activation and weight sparsity in compressed neural networks.
|
Yang, Tzu-Hsien;Cheng, Hsiang-Yun;Yang, Chia-Lin;Tseng, I-Ching;Hu, Han-Wen;Chang, Hung-Sheng;Li, Hsiang-Pang; CHIA-LIN YANG; Li, Hsiang-Pang; Chang, Hung-Sheng; Yang, Tzu-Hsien; Cheng, Hsiang-Yun; Yang, Chia-Lin; Tseng, I-Ching; Hu, Han-Wen |
Showing items 1-10 of 24 (3 Page(s) Totally)
1 2 3 > >>
View [10|25|50] records per page
|
