English  |  正體中文  |  简体中文  |  Total items :0  
Visitors :  51827549    Online Users :  778
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

"liang gee chen"

Return to Browse by Author
Sorting by Title Sort by Date

Showing items 346-355 of 482  (49 Page(s) Totally)
<< < 30 31 32 33 34 35 36 37 38 39 > >>
View [10|25|50] records per page

Institution Date Title Author
臺大學術典藏 2018-09-10T04:47:22Z Architecture of MPEG-7 color structure description generator for realtime video applications Chang, J.-Y.; Fang, H.-C.; Huang, Y.-W.; Chen, L.-G.; LIANG-GEE CHEN
臺大學術典藏 2018-09-10T04:47:22Z Architecture and analysis of color structure descriptor for real-time video indexing and retrieval Chang, J.-Y.;Lian, C.-J.;Fang, H.-C.;Chen, L.-G.; Chang, J.-Y.; Lian, C.-J.; Fang, H.-C.; Chen, L.-G.; LIANG-GEE CHEN
臺大學術典藏 2018-09-10T04:47:22Z Architecture and analysis of color structure and scalable color descriptor for real-time video indexing and retrieval Chang, J.-Y.;Lian, C.-J.;Chen, L.-G.; Chang, J.-Y.; Lian, C.-J.; Chen, L.-G.; LIANG-GEE CHEN
臺大學術典藏 2018-09-10T04:47:22Z Analysis and design of macroblock pipelining for H.264/AVC VLSI architecture Chen, T.-C.;Huang, Y.-W.;Chen, L.-G.; Chen, T.-C.; Huang, Y.-W.; Chen, L.-G.; LIANG-GEE CHEN
臺大學術典藏 2018-09-10T04:47:21Z Hardware architecture design for H.264/AVC intra frame coder Huang, Y.-W.; Hsieh, B.-Y.; Chen, T.-C.; Chen, L.-G.; Huang, Y.-W.; Hsieh, B.-Y.; Chen, T.-C.; Chen, L.-G.; LIANG-GEE CHEN
臺大學術典藏 2018-09-10T04:47:21Z Fully utilized and reusable architecture for fractional motion estimation of H.264/AVC Chen, T.-C.;Huang, Y.-W.;Chen, L.-G.; Chen, T.-C.; Huang, Y.-W.; Chen, L.-G.; LIANG-GEE CHEN
臺大學術典藏 2018-09-10T04:47:21Z Four field local motion compensated de-interlacing Chang, Y.-L.;Wu, P.-H.;Lin, S.-F.;Chen, L.-G.; Chang, Y.-L.; Wu, P.-H.; Lin, S.-F.; Chen, L.-G.; LIANG-GEE CHEN
臺大學術典藏 2018-09-10T04:47:21Z Flipping Structure: An Efficient VLSI Architecture for Lifting-Based Discrete Wavelet Transform Huang, C.-T.; Tseng, P.-C.; Chen, L.-G.; LIANG-GEE CHEN
臺大學術典藏 2018-09-10T04:47:20Z Hardware architecture design for visual processing: Present and future Tseng, P.-C.; Chen, L.-G.; Tseng, P.-C.; Chen, L.-G.; LIANG-GEE CHEN
臺大學術典藏 2018-09-10T04:47:19Z Hardware architecture for global motion estimation for MPEG-4 advanced simple profile Chen, C.-Y.; Chien, S.-Y.; Chao, W.-M.; Huang, Y.-W.; Chen, L.-G.; Chen, C.-Y.; Chien, S.-Y.; Chao, W.-M.; Huang, Y.-W.; Chen, L.-G.; LIANG-GEE CHEN

Showing items 346-355 of 482  (49 Page(s) Totally)
<< < 30 31 32 33 34 35 36 37 38 39 > >>
View [10|25|50] records per page