|
|
Taiwan Academic Institutional Repository >
Browse by Author
|
"liang s c"
Showing items 11-20 of 22 (3 Page(s) Totally)
<< < 1 2 3 > >>
View [10|25|50] records per page
| 國立臺灣大學 |
1992-02 |
Defect-Tolerant Hierarchical Sorting Networks for Wafer-Scale Integration
|
郭斯彥; Liang, S. C.; Kuo, Sy-Yen; Liang, S. C. |
| 國立臺灣大學 |
1991-08 |
Design and Evaluation of Fault-Tolerant Interleaved Memory Systems
|
郭斯彥; Louri, A.; Liang, S. C.; Lu, S. K.; Wu, C. W.; Kuo, Sy-Yen; Louri, A.; Liang, S. C.; Lu, S. K.; Wu, C. W. |
| 臺大學術典藏 |
1991-08 |
Design and Evaluation of Fault-Tolerant Interleaved Memory Systems
|
Lu, S. K.; Wu, C. W.; Kuo, Sy-Yen; Liang, S. C.; 郭斯彥; Liang, S. C.; Louri, A.; Louri, A.; Liang, S. C.; Lu, S. K.; Wu, C. W.; Kuo, Sy-Yen |
| 國立臺灣大學 |
1991 |
Efficient Parallel Sorting and Merging Algorithms for Two-Dimensional Mesh-Connected Processor Arrays
|
郭斯彥; Liang, S. C.; Kuo, Sy-Yen; Liang, S. C. |
| 臺大學術典藏 |
1991 |
Efficient Parallel Sorting and Merging Algorithms for Two-Dimensional Mesh-Connected Processor Arrays
|
Liang, S. C.; Kuo, Sy-Yen; 郭斯彥; Liang, S. C.; Kuo, Sy-Yen |
| 國立臺灣大學 |
1990-06 |
Concurrent Error Detection and Correction in Real Time Systolic Sorting Arrays
|
Liang, S. C.; 郭斯彥; Liang, S. C.; Kuo, Sy-Yen |
| 臺大學術典藏 |
1990-06 |
Concurrent Error Detection and Correction in Real Time Systolic Sorting Arrays
|
Liang, S. C.; Kuo, Sy-Yen; Liang, S. C.; 郭斯彥; Kuo, Sy-Yen |
| 國立臺灣大學 |
1990-04 |
Fault Tolerant VLSI Systolic Median Filters
|
Liang, S. C.; 郭斯彥; Liang, S. C.; Kuo, Sy-Yen |
| 臺大學術典藏 |
1990-04 |
Fault Tolerant VLSI Systolic Median Filters
|
Liang, S. C.; Kuo, Sy-Yen; Liang, S. C.; 郭斯彥; Liang, S. C.; Kuo, Sy-Yen |
| 國立臺灣大學 |
1990-01 |
Fault Tolerant WSI Sorting Networks
|
Liang, S. C.; 郭斯彥; Liang, S. C.; Kuo, Sy-Yen |
Showing items 11-20 of 22 (3 Page(s) Totally)
<< < 1 2 3 > >>
View [10|25|50] records per page
|
