|
English
|
正體中文
|
简体中文
|
Total items :0
|
|
Visitors :
51734677
Online Users :
3363
Project Commissioned by the Ministry of Education Project Executed by National Taiwan University Library
|
|
|
|
Taiwan Academic Institutional Repository >
Browse by Author
|
"liang sheng chuan"
Showing items 1-9 of 9 (1 Page(s) Totally) 1 View [10|25|50] records per page
| 國立交通大學 |
2014-12-12T02:52:52Z |
三角積分類比數位轉換器之自我測試技術
|
梁聖泉; Liang, Sheng-Chuan; 洪浩蕎; Hong, Hao-Chiao |
| 國立交通大學 |
2014-12-12T02:19:19Z |
晶圓製造廠產品組合與機器利用率模式之構建
|
梁勝銓; Liang, Sheng-Chuan; 蘇朝墩; 楊大和; Su, Chao-Ton; Yang, Ta-Ho |
| 國立交通大學 |
2014-12-08T15:25:01Z |
A Low-Cost Output Response Analyzer for the Built-in-Self-Test Sigma-Delta Modulator Based on the Controlled Sine Wave Fitting Method
|
Hung, Shao-Feng; Hong, Hao-Chiao; Liang, Sheng-Chuan |
| 國立交通大學 |
2014-12-08T15:24:42Z |
A cost effective output response analyzer for Sigma-Delta modulation based BIST systems
|
Hong, Hao-Chiao; Liang, Sheng-Chuan |
| 國立交通大學 |
2014-12-08T15:14:26Z |
10GSamples/s, 4-bit, 1.2V, design-for-testability ADC and DAC in 0.13 mu m CMOS technology
|
Liang, Sheng-Chuan; Huang, Ding-Jyun; Ho, Chen-Kang; Hong, Hao-Chiao |
| 國立交通大學 |
2014-12-08T15:12:04Z |
A Digitally Testable Sigma - Delta Modulator Using the Decorrelating Design-for-Digital-Testability
|
Liang, Sheng-Chuan; Hong, Hao-Chiao |
| 國立交通大學 |
2014-12-08T15:10:12Z |
A Decorrelating Design-for-Digital-Testability Scheme for Sigma - Delta Modulators
|
Hong, Hao-Chiao; Liang, Sheng-Chuan |
| 國立交通大學 |
2014-12-08T15:09:23Z |
A Built-in-Self-Test I sigma-Delta ADC Prototype
|
Hong, Hao-Chiao; Liang, Sheng-Chuan; Song, Hong-Chin |
| 國立交通大學 |
2014-12-08T15:04:40Z |
A cost effective BIST second-order Sigma-A-modulator
|
Hong, Hao-Chiao; Liang, Sheng-Chuan; Song, Hong-Chin |
Showing items 1-9 of 9 (1 Page(s) Totally) 1 View [10|25|50] records per page
|