English  |  正體中文  |  简体中文  |  Total items :0  
Visitors :  51820551    Online Users :  923
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

"liao wei nan"

Return to Browse by Author
Sorting by Title Sort by Date

Showing items 1-6 of 6  (1 Page(s) Totally)
1 
View [10|25|50] records per page

Institution Date Title Author
國立交通大學 2015-07-21T08:31:00Z A 40nm 1.0Mb 6T Pipeline SRAM with Digital-Based Bit-Line Under-Drive, Three-Step-Up Word-Line, Adaptive Data-Aware Write-Assist with VCS Tracking and Adaptive Voltage Detector for Boosting Control Liao, Wei-Nan; Lien, Nan-Chun; Chang, Chi-Shin; Chu, Li-Wei; Yang, Hao-I; Chuang, Ching-Te; Jou, Shyh-Jye; Hwang, Wei; Tu, Ming-Hsien; Huang, Huan-Shun; Wang, Jian-Hao; Kan, Paul-Sen; Hu, Yong-Jyun
國立交通大學 2014-12-16T06:14:50Z CONTROL CIRCUIT OF SRAM AND OPERATING METHOD THEREOF CHUANG Ching-Te; LIEN Nan-Chun; LIAO Wei-Nan; CHU Li-Wei; CHANG Chi-Shin; TU Ming-Hsien
國立交通大學 2014-12-16T06:13:47Z Static random access memory apparatus and bit-line voltage controller thereof Chuang Ching-Te; Lien Nan-Chun; Liao Wei-Nan; Chang Chi-Hsin; Yang Hao-I; Hwang Wei; Tu Ming-Hsien
國立交通大學 2014-12-12T01:55:03Z 40奈米1.0Mb 6T管線化靜態隨機存取記憶體與三步階升壓型字元線和位元線降壓和適應性電壓偵測 廖偉男; Liao, Wei-Nan; 莊景德; Chuang, Ching-Te
國立交通大學 2014-12-08T15:35:45Z A 40nm 1.0Mb Pipeline 6T SRAM with Variation-Tolerant Step-Up Word-Line and Adaptive Data-Aware Write-Assist Chang, Chi-Shin; Yang, Hao-I; Liao, Wei-Nan; Lin, Yi-Wei; Lien, Nan-Chun; Chen, Chien-Hen; Chuang, Ching-Te; Hwang, Wei; Jou, Shyh-Jye; Tu, Ming-Hsien; Huang, Huan-Shun; Hu, Yong-Jyun; Kan, Paul-Sen; Cheng, Cheng-Yo; Wang, Wei-Chang; Wang, Jian-Hao; Lee, Kuen-Di; Chen, Chia-Cheng; Shih, Wei-Chiang
國立暨南國際大學 2013 電漿輔助脈衝雷射沉積法製作氧化鋅薄膜抗反射鍍膜 廖偉男; Liao, wei-nan

Showing items 1-6 of 6  (1 Page(s) Totally)
1 
View [10|25|50] records per page