|
English
|
正體中文
|
简体中文
|
Total items :2823024
|
|
Visitors :
30208686
Online Users :
808
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
|
|
|
|
Taiwan Academic Institutional Repository >
Browse by Author
|
"liao yuan te"
Showing items 1-8 of 8 (1 Page(s) Totally)
1
View [10|25|50] records per page
| 國立交通大學 |
2019-05-02T00:25:51Z |
A Cost-Effective Adaptive Overlapped Cluster-Based MIMO Detector in a Frequency Domain Reconfigurable Modem
|
Liao, Yuan-Te; Hsu, Terng-Yin |
| 國立交通大學 |
2019-04-02T06:04:48Z |
Implementation of Digital Self-Interference Cancellation in LTE-based CCFD Transmission
|
Chu, Jian-Ya; Liao, Yuan-Te; Hung, Chun-Yi; Hsu, Terng-Yin |
| 國立交通大學 |
2017-04-21T06:49:22Z |
Digital Self-Interference Cancellation Via Dynamic Regression for In-band Full-Duplex System
|
Lin, You-Hsien; Liao, Yuan-Te; Chu, Jian-Ya; Su, Po-Ju; Hsu, Terng-Yin |
| 國立交通大學 |
2017-04-21T06:48:24Z |
Low Complexity MIMO Detection by using Overlapped Cluster Search
|
Chu, Jian-Ya; Liao, Yuan-Te; Hsu, Terng-Yin |
| 國立交通大學 |
2016-03-28T00:04:08Z |
Cost-Efficient Frequency-Domain MIMO-OFDM Modem With an SIMD ALU-Based Architecture
|
Yeh, Shao-Ying; Liao, Yuan-Te; Lai, Wei-Chi; Hsu, Terng-Yin |
| 國立交通大學 |
2014-12-16T06:15:01Z |
TIME-TO DIGITAL CONVERTER AND DIGITAL-CONTROLLED CLOCK GENERATOR AND ALL-DIGITAL CLOCK GENERATOR
|
Hsu Terng-Yin; Liao Yuan-Te; Su Kai-Shu |
| 國立交通大學 |
2014-12-16T06:13:52Z |
Time-to-digital converter and digital-controlled clock generator and all-digital clock generator
|
Hsu Terng-Yin; Liao Yuan-Te; Su Kai-Shu |
| 國立交通大學 |
2014-12-08T15:31:03Z |
A Cost-Effective Preamble-Assisted Engine With Skew Calibrator for Frequency-Dependent I/Q Imbalance in 4 x 4 MIMO-OFDM Modem
|
Lai, Wei-Chi; Liao, Yuan-Te; Hsu, Terng-Yin |
Showing items 1-8 of 8 (1 Page(s) Totally)
1
View [10|25|50] records per page
|
