|
English
|
正體中文
|
简体中文
|
總筆數 :0
|
|
造訪人次 :
52542742
線上人數 :
882
教育部委託研究計畫 計畫執行:國立臺灣大學圖書館
|
|
|
"lin cc"的相關文件
顯示項目 281-290 / 1063 (共107頁)
<< < 24 25 26 27 28 29 30 31 32 33 > >>
每頁顯示[10|25|50]項目
| 國立交通大學 |
2014-12-08T15:26:45Z |
On a new CMAC control scheme, and its comparisons with the PID controllers
|
Lin, CC; Chen, FC |
| 國立交通大學 |
2014-12-08T15:26:30Z |
A low-power Reed-Solomon decoder for STM-16 optical communications
|
Chang, HC; Lin, CC; Lee, CY |
| 國立交通大學 |
2014-12-08T15:26:12Z |
A low power and high speed viterbi decoder chip for WLAN applications
|
Lin, CC; Wu, CC; Lee, CY |
| 國立交通大學 |
2014-12-08T15:26:11Z |
Lateral-torsional buckling analysis of a doubly symmetric thin-walled beam under axial force and bending moment
|
Hsiao, KM; Chen, HH; Lin, CC |
| 國立交通大學 |
2014-12-08T15:26:07Z |
Potential-based path planning for robot manipulators in 3-D workspace
|
Lin, CC; Chuang, JH |
| 國立交通大學 |
2014-12-08T15:26:07Z |
A novel potential-based path planning of 3-D articulated robots with moving bases
|
Lin, CC; Pan, CC; Chuang, JH |
| 國立交通大學 |
2014-12-08T15:25:58Z |
A COMM baseband processor with robust synchronization for high-speed WLAN applications
|
Liu, HY; Yu, YH; Lin, CC; Chung, CC; Hsu, TY; Lee, CY |
| 國立交通大學 |
2014-12-08T15:25:57Z |
A power and area efficient multi-mode FEC processor
|
Tseng, YC; Lin, CC; Chang, HC; Lee, CY |
| 國立交通大學 |
2014-12-08T15:25:57Z |
Multi-level memory systems using error control codes
|
Chang, HC; Lin, CC; Hsiao, TY; Wu, JT; Wang, TH |
| 國立交通大學 |
2014-12-08T15:25:48Z |
A dual mode channel decoder for 3GPP2 mobile wireless communications
|
Lin, CC; Shih, YH; Chang, HC; Lee, CY |
顯示項目 281-290 / 1063 (共107頁)
<< < 24 25 26 27 28 29 30 31 32 33 > >>
每頁顯示[10|25|50]項目
|
