English  |  正體中文  |  简体中文  |  Total items :0  
Visitors :  52539026    Online Users :  953
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

"lin chien ching"

Return to Browse by Author
Sorting by Title Sort by Date

Showing items 11-20 of 21  (3 Page(s) Totally)
<< < 1 2 3 > >>
View [10|25|50] records per page

Institution Date Title Author
國立交通大學 2014-12-16T06:15:49Z APPARATUS OF MULTI-STAGE NETWORK FOR ITERATIVE DECODING AND METHOD THEREOF WONG, Cheng-Chi; LEE, Yung-Yu; LAI, Ming-Wei; LIN, Chien-Ching; CHANG, Hsie-Chia; LEE, Chen-Yi
國立交通大學 2014-12-08T15:25:36Z Universal architectures for Reed-Solomon error-and-erasure decoder Chang, Fu-Ke; Lin, Chien-Ching; Chang, Hsie-Chia; Lee, Chen-Yi
國立交通大學 2014-12-08T15:25:07Z SoC for COFDM wireless communications: Challenges and opportunities Lee, Chen-Yi; Liu, Hsuan-Yu; Lin, Chien-Ching
國立交通大學 2014-12-08T15:17:51Z A Long Block Length BCH Decoder for DVB-S2 Application Lin, Yi-Min; Wu, Jau-Yet; Lin, Chien-Ching; Chang, Hsie-Chia
國立交通大學 2014-12-08T15:16:42Z A low-power Viterbi decoder based on scarce state transition and variable truncation length Lin, Dah-Jia; Lin, Chien-Ching; Chen, Chih-Lung; Chang, Hsie-Chia; Lee, Chen-Yi
國立交通大學 2014-12-08T15:14:25Z MLP/BP-based soft decision feedback equalization with bit-interleaved TCM for wireless applications Hsu, Terng-Ren; Lin, Chien-Ching; Hsu, Terng-Yin; Lee, Chen-Yi
國立交通大學 2014-12-08T15:13:59Z Self-compensation technique for simplified belief-propagation algorithm Liao, Yen-Chin; Lin, Chien-Ching; Chang, Hsie-Chia; Liu, Chih-Wei
國立交通大學 2014-12-08T15:08:46Z A Universal VLSI Architecture for ReedSolomon Error-and-Erasure Decoders Chang, Hsie-Chia; Lin, Chien-Ching; Chang, Fu-Ke; Lee, Chen-Yi
國立交通大學 2014-12-08T15:08:46Z Design of a Multimode QC-LDPC Decoder Based on Shift-Routing Network Liu, Chih-Hao; Lin, Chien-Ching; Yen, Shau-Wei; Chen, Chih-Lung; Chang, Hsie-Chia; Lee, Chen-Yi; Hsu, Yar-Sun; Jou, Shyh-Jye
國立交通大學 2014-12-08T15:08:26Z A 0.22nJ/b/iter 0.13 mu m turbo decoder chip using inter-block permutation interleaver Wong, Cheng-Chi; Tang, Cheng-Hao; Lai, Ming-Wei; Zheng, Yan-Xiu; Lin, Chien-Ching; Chang, Hsie-Chia; Lee, Chen-Yi; Su, Yu-T.

Showing items 11-20 of 21  (3 Page(s) Totally)
<< < 1 2 3 > >>
View [10|25|50] records per page