|
|
???tair.name??? >
???browser.page.title.author???
|
"lin chun yu"???jsp.browse.items-by-author.description???
Showing items 126-150 of 271 (11 Page(s) Totally)
<< < 1 2 3 4 5 6 7 8 9 10 > >>
View [10|25|50] records per page
| 國立交通大學 |
2014-12-08T15:38:45Z |
2xVDD-Tolerant Power-Rail ESD Clamp Circuit With Low Standby Leakage in 65-nm CMOS Process
|
Lin, Chun-Yu; Ker, Ming-Dou |
| 國立交通大學 |
2014-12-08T15:36:21Z |
Optimization on Layout Style of Diode Stackup for On-Chip ESD Protection
|
Lin, Chun-Yu; Fan, Mei-Lian |
| 國立交通大學 |
2014-12-08T15:35:49Z |
Design of high-voltage-tolerant stimulus driver with adaptive loading consideration to suppress epileptic seizure in a 0.18-mu m CMOS process
|
Lin, Chun-Yu; Li, Yi-Ju; Ker, Ming-Dou |
| 國立交通大學 |
2014-12-08T15:33:56Z |
A Fully Integrated 8-Channel Closed-Loop Neural-Prosthetic CMOS SoC for Real-Time Epileptic Seizure Control
|
Chen, Wei-Ming; Chiueh, Herming; Chen, Tsan-Jieh; Ho, Chia-Lun; Jeng, Chi; Ker, Ming-Dou; Lin, Chun-Yu; Huang, Ya-Chun; Chou, Chia-Wei; Fan, Tsun-Yuan; Cheng, Ming-Seng; Hsin, Yue-Loong; Liang, Sheng-Fu; Wang, Yu-Lin; Shaw, Fu-Zen; Huang, Yu-Hsing; Yang, Chia-Hsiang; Wu, Chung-Yu |
| 國立交通大學 |
2014-12-08T15:33:10Z |
Overview on ESD Protection Designs of Low-Parasitic Capacitance for RF ICs in CMOS Technologies
|
Ker, Ming-Dou; Lin, Chun-Yu; Hsiao, Yuan-Wen |
| 國立交通大學 |
2014-12-08T15:32:53Z |
Robust ESD Protection Design for 40-Gb/s Transceiver in 65-nm CMOS Process
|
Lin, Chun-Yu; Chu, Li-Wei; Ker, Ming-Dou |
| 國立交通大學 |
2014-12-08T15:30:43Z |
Implantable Stimulator for Epileptic Seizure Suppression With Loading Impedance Adaptability
|
Lin, Chun-Yu; Chen, Wei-Ling; Ker, Ming-Dou |
| 國立交通大學 |
2014-12-08T15:30:06Z |
Compact and Low-Loss ESD Protection Design for V-Band RF Applications in a 65-nm CMOS Technology
|
Chu, Li-Wei; Lin, Chun-Yu; Tsai, Shiang-Yu; Ker, Ming-Dou; Song, Ming-Hsiang; Jou, Chewn-Pu; Lu, Tse-Hua; Tseng, Jen-Chou; Tsai, Ming-Hsien; Hsu, Tsun-Lai; Hung, Ping-Fang; Chang, Tzu-Heng |
| 國立交通大學 |
2014-12-08T15:30:04Z |
Design of Negative High Voltage Generator for Biphasic Stimulator with SoC Integration Consideration
|
Huang, Ya-Chun; Ker, Ming-Dou; Lin, Chun-Yu |
| 國立交通大學 |
2014-12-08T15:30:04Z |
Live Demonstration: Implantable Stimulator for Epileptic Seizure Suppression with Loading Impedance Adaptability
|
Ker, Ming-Dou; Chen, Wei-Ling; Lin, Chun-Yu |
| 國立交通大學 |
2014-12-08T15:30:03Z |
Space-related pharma-motifs for fast search of protein binding motifs and polypharmacological targets
|
Chiu, Yi-Yuan; Lin, Chun-Yu; Lin, Chih-Ta; Hsu, Kai-Cheng; Chang, Li-Zen; Yang, Jinn-Moon |
| 國立交通大學 |
2014-12-08T15:30:03Z |
Design of ESD Protection for RF CMOS Power Amplifier with Inductor in Matching Network
|
Tsai, Shiang-Yu; Lin, Chun-Yu; Chu, Li-Wei; Ker, Ming-Dou |
| 國立交通大學 |
2014-12-08T15:29:51Z |
Design of Dual-Band ESD Protection for 24-/60-GHz Millimeter-Wave Circuits
|
Chu, Li-Wei; Lin, Chun-Yu; Ker, Ming-Dou |
| 國立交通大學 |
2014-12-08T15:29:32Z |
Large-Swing-Tolerant ESD Protection Circuit for Gigahertz Power Amplifier in a 65-nm CMOS Process
|
Lin, Chun-Yu; Tsai, Shiang-Yu; Chu, Li-Wei; Ker, Ming-Dou |
| 國立交通大學 |
2014-12-08T15:29:11Z |
Inferring homologous protein-protein interactions through pair position specific scoring matrix
|
Lin, Chun-Yu; Chen, Yung-Chiang; Lo, Yu-Shu; Yang, Jinn-Moon |
| 國立交通大學 |
2014-12-08T15:29:03Z |
Inferring homologous protein-protein interactions through pair position specific scoring matrix
|
Lin, Chun-Yu; Chen, Yung-Chiang; Lo, Yu-Shu; Yang, Jinn-Moon |
| 國立交通大學 |
2014-12-08T15:28:43Z |
Design and implementation of configurable ESD protection cell for 60-GHz RF circuits in a 65-nm CMOS process
|
Lin, Chun-Yu; Chu, Li-Wei; Ker, Ming-Dou |
| 國立交通大學 |
2014-12-08T15:28:40Z |
Design of ESD Protection Cell for Dual-Band RF Applications in a 65-nm CMOS Process
|
Chu, Li-Wei; Lin, Chun-Yu; Tsai, Shiang-Yu; Ker, Ming-Dou; Song, Ming-Hsiang; Jou, Chewn-Pu; Lu, Tse-Hua; Tseng, Jen-Chou; Tsai, Ming-Hsien; Hsu, Tsun-Lai; Hung, Ping-Fang; Chang, Tzu-Heng; Wei, Yu-Lin |
| 國立交通大學 |
2014-12-08T15:28:34Z |
Investigation on CDM ESD events at core circuits in a 65-nm CMOS process
|
Lin, Chun-Yu; Chang, Tang-Long; Ker, Ming-Dou |
| 國立交通大學 |
2014-12-08T15:28:05Z |
ESD Protection Structure with Inductor-Triggered SCR for RF Applications in 65-nm CMOS Process
|
Lin, Chun-Yu; Chu, Li-Wei; Ker, Ming-Dou; Song, Ming-Hsiang; Jou, Chewn-Pu; Lu, Tse-Hua; Tseng, Jen-Chou; Tsai, Ming-Hsien; Hsu, Tsun-Lai; Hung, Ping-Fang; Chang, Tzu-Heng |
| 國立交通大學 |
2014-12-08T15:28:04Z |
High-Voltage-Tolerant Stimulator with Adaptive Loading Consideration for Electronic Epilepsy Prosthetic SoC in a 0.18-mu m CMOS Process
|
Lin, Chun-Yu; Li, Yi-Ju; Ker, Ming-Dou |
| 國立交通大學 |
2014-12-08T15:24:17Z |
Design of Compact ESD Protection Circuit for V-Band RF Applications in a 65-nm CMOS Technology
|
Lin, Chun-Yu; Chu, Li-Wei; Tsai, Shiang-Yu; Ker, Ming-Dou |
| 國立交通大學 |
2014-12-08T15:23:54Z |
MoNetFamily: a web server to infer homologous modules and module-module interaction networks in vertebrates
|
Lin, Chun-Yu; Lin, Yi-Wei; Yu, Shang-Wen; Lo, Yu-Shu; Yang, Jinn-Moon |
| 國立交通大學 |
2014-12-08T15:22:52Z |
ESD Protection Design for 60-GHz LNA With Inductor-Triggered SCR in 65-nm CMOS Process
|
Lin, Chun-Yu; Chu, Li-Wei; Ker, Ming-Dou |
| 國立交通大學 |
2014-12-08T15:21:45Z |
Layout Styles to Improve CDM ESD Robustness of Integrated Circuits in 65-nm CMOS Process
|
Ker, Ming-Dou; Lin, Chun-Yu; Chang, Tang-Long |
Showing items 126-150 of 271 (11 Page(s) Totally)
<< < 1 2 3 4 5 6 7 8 9 10 > >>
View [10|25|50] records per page
|
