English  |  正體中文  |  简体中文  |  總筆數 :0  
造訪人次 :  52773530    線上人數 :  494
教育部委託研究計畫      計畫執行:國立臺灣大學圖書館
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
關於TAIR

瀏覽

消息

著作權

相關連結

"lin horng chih"的相關文件

回到依作者瀏覽
依題名排序 依日期排序

顯示項目 11-60 / 232 (共5頁)
1 2 3 4 5 > >>
每頁顯示[10|25|50]項目

機構 日期 題名 作者
國立交通大學 2020-01-02T00:03:29Z Structual Design of T-gate, Air-spacer Poly-Si TFTs for RF applications Huang, Yu-An; Yeh, Yu-Hsiang; Lin, Horng-Chih; Li, Pei-Wen
國立交通大學 2020-01-02T00:03:27Z Characterization of Four-Level Random Telegraph Noise in a Gate-All-Around Poly-Si Nanowire Transistor Chang, You-Tai; Li, Pei-Wen; Lin, Horng-Chih
國立交通大學 2019-09-02T07:46:20Z Ge nanodot-mediated densification and crystallization of low-pressure chemical vapor deposited Si3N4 for advanced complementary metal-oxide-semiconductor photonics and electronics applications Peng, Kang-Ping; Huang, Tsung Lin; George, Tom; Lin, Horng-Chih; Li, Pei-Wen
國立交通大學 2019-09-02T07:46:20Z Tunable diameter and spacing of double Ge quantum dots using highly-controllable spacers and selective oxidation of SiGe Huang, Tsung-Lin; Peng, Kang-Ping; Chen, Ching-Lun; Lin, Horng-Chih; George, Tom; Li, Pei-Wen
國立交通大學 2019-06-03T01:08:38Z Film-profile-engineered ZnO thin-film transistor with gate/drain offset for high-voltage operation Wu, Ming-Hung; Lin, Horng-Chih; Li, Pei-Wen
國立交通大學 2019-05-02T00:25:51Z Submicrometer p-Type SnO Thin-Film Transistors Fabricated by Film Profile Engineering Method Wu, Ming-Hung; Lin, Horng-Chih; Li, Pei-Wen
國立交通大學 2019-04-03T06:44:24Z Fabrication and Characterization of Film Profile Engineered ZnO TFTs With Discrete Gates Lyu, Rong-Jhe; Lin, Horng-Chih; Huang, Tiao-Yuan
國立交通大學 2019-04-03T06:42:03Z Very large photoresponsiviy and high photocurrent linearity for Ge-dot/SiO2/SiGe photoMOSFETs under gate modulation Kuo, Ming-Hao; Hong, Po-Yu; Liu, Ping-Che; Lee, Meng-Chun; Lin, Horng-Chih; George, Tom; Li, Pei-Wen
國立交通大學 2019-04-03T06:35:32Z High Photoresponsivity Ge-dot PhotoMOSFETs for Low-power Monolithically-Integrated Si Optical Interconnects Kuo, Ming-Hao; Lee, Meng-Chun; Lin, Horng-Chih; George, Tom; Li, Pei-Wen
國立交通大學 2019-04-02T06:04:21Z A New High Voltage IC with Robust Isolation Design Ningaraju, Vivek; Lin, Horng-Chih; Chen, Po-An; Wen, Jiin-Shiarng
國立交通大學 2019-04-02T06:04:21Z Study of the Long-Term Electrical Stability of InGaZnO 3-D Film-Profile-Engineered Inverters Kuan, Chin-I; Lin, Horng-Chih; Li, Pei-Wen
國立交通大學 2019-04-02T06:04:21Z ZnON Contacts Enabling High-performance 3-D InGaZnO Inverters Kuan, Chin-I; Peng, Kang-Ping; Lin, Horng-Chih; Li, Pei-Wen
國立交通大學 2019-04-02T06:00:46Z Electrical characteristics of amorphous In-Ga-Zn-O thin-film transistors prepared by radio frequency magnetron sputtering with varying oxygen flows Lee, Yih-Shing; Yen, Tung-Wei; Lin, Cheng-I; Lin, Horng-Chih; Yeh, Yun
國立交通大學 2019-04-02T06:00:15Z Effect of Ni residues on the performance and the uniformity of nickel-induced lateral crystallization polycrystalline silicon nanowire thin-film transistors Wang, Bau-Ming; Yang, Tzu-Ming; Wu, YewChung Sermon; Su, Chun-Jung; Lin, Horng-Chih
國立交通大學 2019-04-02T05:59:31Z A comparison of plasma-induced damage on the reliability between high-k/metal-gate and SiO2/poly-gate complementary metal oxide semiconductor technology Weng, Wu-Te; Lee, Yao-Jen; Lin, Horng-Chih; Huang, Tiao-Yuan
國立交通大學 2019-04-02T05:58:41Z Self-Organized Ge Nanospherical Gate/SiO2/Si0.15Ge0.85-Nanosheet n-FETs Featuring High ON-OFF Drain Current Ratio Liao, Po-Hsiang; Peng, Kang-Ping; Lin, Horng-Chih; George, Thomas; Li, Pei-Wen
國立交通大學 2019-04-02T05:58:35Z A study on low temperature transport properties of independent double-gated poly-Si nanowire transistors Chen, Wei-Chen; Lin, Horng-Chih; Lin, Zer-Ming; Hsu, Chin-Tsai; Huang, Tiao-Yuan
國立交通大學 2019-04-02T05:57:55Z The Germanium "Halo": Visualizing Ge interstitial dynamics in nanocrystallite formation George, Thomas; Huang, Tsung-Lin; Hsueh, Chui-Yu; Peng, Kang-Ping; Lin, Horng-Chih; Li, Pei-Wen
國立交通大學 2018-08-21T05:57:00Z Study on Random Telegraph Noise of Gate-All-Around Poly-Si Junctionless Nanowire Transistors Yang, Chen-Chen; Peng, Kang-Ping; Chen, Yung-Chen; Lin, Horng-Chih; Li, Pei-Wen
國立交通大學 2018-08-21T05:54:11Z Improving the Performance of ZnO Thin-Film Transistors with ZnON Source/Drain Contacts Kuan, Chin-I; Lin, Horng-Chih; Li, Pei-Wen
國立交通大學 2018-08-21T05:53:54Z Impact of gate dielectrics and oxygen annealing on tin-oxide thin-film transistors Zhong, Chia-Wen; Lin, Horng-Chih; Tsai, Jung-Ruey; Liu, Kou-Chen; Huang, Tiao-Yuan
國立交通大學 2018-08-21T05:53:38Z 100-nm IGZO Thin-Film Transistors With Film Profile Engineering Lin, Horng-Chih; Shie, Bo-Shiuan; Huang, Tiao-Yuan
國立交通大學 2018-08-21T05:53:36Z Fabrication and characterization of novel gate-all-around polycrystalline silicon junctionless field-effect transistors with ultrathin horizontal tube-shape channel Chang, You-Tai; Peng, Kang-Ping; Li, Pei-Wen; Lin, Horng-Chih
國立交通大學 2018-08-21T05:52:54Z Effect of dose loss of phosphorus on capacitance-voltage characteristics of n-type poly-Si junctionless thin-film transistors Tsai, Jung-Ruey; Wen, Ting-Ting; Lin, Horng-Chih
國立交通大學 2018-01-24T07:43:09Z 以”薄膜輪廓工法”研製金屬氧化物薄膜電晶體及反向器 呂榮哲; 林鴻志; 黃調元; Lyu, Rong-Jhe; Lin, Horng-Chih; Huang, Tiao-Yuan
國立交通大學 2018-01-24T07:42:57Z 以薄膜形貌工程製作非晶態銦鎵鋅氧化物單極性反向器之改善與分析 邱韻璇; 林鴻志; 黃調元; Chiu, Yun-Hsuan; Lin, Horng-Chih; Huang, Tiao-Yuan
國立交通大學 2018-01-24T07:42:53Z 薄膜形貌工法電晶體之氧化鋅單極性反相器之製造與特性分析 楊儀辰; 林鴻志; 黃調元; Yang, I-Chen; Lin, Horng-Chih; Huang, Tiao-Yuan
國立交通大學 2018-01-24T07:42:48Z 管狀通道無接面多晶矽電晶體之製作與特性研究 黃丞孝; 林鴻志; Huang, Cheng-Hsiao; Lin, Horng-Chih
國立交通大學 2018-01-24T07:42:44Z P型金氧半場效電晶體與薄膜輪廓工法之氧化鋅薄膜電晶體之單片整合製作與特性研究 吳宗易; 林鴻志; Wu, Tzong-Yi; Lin, Horng-Chih
國立交通大學 2018-01-24T07:42:16Z 具T型閘極與空氣邊襯之新式多晶矽薄膜電晶體 楊宗祐; 林鴻志; Yang, Zong-You; Lin, Horng-Chih
國立交通大學 2018-01-24T07:42:14Z 高介電係數金屬閘極全環繞式多晶矽奈米線電晶體製備與特性研究 李曉菁; 林鴻志; Li, Siao-Jing; Lin, Horng-Chih
國立交通大學 2018-01-24T07:41:13Z 氧化錫薄膜與P型氧化亞錫電晶體之研製與分析 鍾嘉文; 林鴻志; 黃調元; Zhong, Chia-Wen; Lin, Horng-Chih; Huang, Tiao-Yuan
國立交通大學 2018-01-24T07:37:56Z 氧化鋅上閘極薄膜電晶體及氮化鈦通道電晶體製作與特性分析 林妤珊; 林鴻志; 黃調元; Lin, Horng-Chih; Huang, Tiao-Yuan
國立交通大學 2018-01-24T07:37:53Z 具有T型閘極的自我對準氧化鋅薄膜電晶體之製作與特性分析 沈君達; 林鴻志; 黃調元; Shen, Jun-Da; Lin, Horng-Chih; Huang, Tiao-Yuan
國立交通大學 2018-01-24T07:37:38Z 研究與提升保護層對於氧化鋅薄膜電晶體之影響 黃翔生; 林鴻志; 黃調元; Huang, Hsiang-Sheng; Lin, Horng-Chih; Huang, Tiao-Yuan
國立交通大學 2018-01-24T07:37:11Z 氮化矽側壁硬式光罩方法製造環繞式閘極多晶矽奈米線電晶體之特性研究 陳永宸; 林鴻志; Chen, Yung-Chen; Lin, Horng-Chih
國立交通大學 2018-01-24T07:37:08Z 閘極環繞式多晶矽無接面奈米線薄膜電體的製作及其隨機電訊噪音的探討 楊陳辰; 林鴻志; 張睿達; Yang, Chen-Chen; Lin, Horng-Chih; Chang, Ruey-Dar
國立交通大學 2018-01-24T07:36:58Z 具背向閘極之混合式P/N通道無接面場效電晶體之研究 吳宜剛; 張俊彥; 林鴻志; 黃調元; Wu, Yi-Kang; Chang, Chun-Yen; Lin, Horng-Chih; Huang, Tiao-Yuan
國立交通大學 2018-01-24T07:36:25Z 薄膜輪廓工法之非晶銦鎵鋅氧薄膜電晶體之研製與分析 謝博璿; 林鴻志; 黃調元; Shie, Bo-Shiuan; Lin, Horng-Chih; Huang, Tiao-Yuan
國立交通大學 2017-04-21T06:56:46Z High-Performance Submicrometer ZnON Thin-Film Transistors With Record Field-Effect Mobility Kuan, Chin-I; Lin, Horng-Chih; Li, Pei-Wen; Huang, Tiao-Yuan
國立交通大學 2017-04-21T06:56:32Z Downscaling Metal-Oxide Thin-Film Transistors to Sub-50 nm in an Exquisite Film-Profile Engineering Approach Lyu, Rong-Jhe; Shie, Bo-Shiuan; Lin, Horng-Chih; Li, Pei-Wen; Huang, Tiao-Yuan
國立交通大學 2017-04-21T06:55:48Z Impact of thermal oxygen annealing on the properties of tin oxide films and characteristics of p-type thin-film transistors Zhong, Chia-Wen; Lin, Horng-Chih; Liu, Kou-Chen; Huang, Tiao-Yuan
國立交通大學 2017-04-21T06:55:20Z A Film-Profile-Engineered 3-D InGaZnO Inverter Technology With Systematically Tunable Threshold Voltage Lyu, Rong-Jhe; Lin, Horng-Chih; Li, Pei-Wen; Huang, Tiao-Yuan
國立交通大學 2017-04-21T06:50:19Z Temperature Instability of Amorphous In-Ga-Zn-O Thin Film Transistors Lee, Yih-Shing; Fan, Sheng-Kai; Chen, Chii-Wen; Yen, Tung-Wei; Lin, Horng-Chih
國立交通大學 2017-04-21T06:50:15Z Novel BEOL InGaZnO R-load-Type Logic-Gate Technology Chan, Chin-Wen; Lin, Horng-Chih; Huang, Tiao-Yuan
國立交通大學 2017-04-21T06:49:47Z Stability of InGaZnO Thin-Film Transistors with Durimide Passivation Shie, Bo-Shiuan; Chang, Chih-Bin; Chang, Hao-Chun; Lin, Horng-Chih; Huang, Tiao-Yuan
國立交通大學 2017-04-21T06:49:44Z Comparison of Electrical Characteristics of N-type Silicon Junctionless Transistors with and without Film Profile Engineering by TCAD Simulation Tsai, Jung-Ruey; Lin, Horng-Chih; Chang, Hsiu-Fu; Shie, Bo-Shiuan; Wen, Ting-Ting; Huang, Tiao-Yuan
國立交通大學 2017-04-21T06:49:25Z High-gain, Low-voltage BEOL Logic Gate Inverter Built with Film Profile Engineered IGZO Transistors Lyu, Rong-Jhe; Chiu, Yun-Hsuan; Lin, Horng-Chih; Li, Pei-Wen; Huang, Tiao-Yuan
國立交通大學 2017-04-21T06:49:10Z Impacts of a buffer layer and hi-wafers on the performance of strained-channel NMOSFETs with SiN capping layer Tsai, Tzu-, I; Lee, Yao-Jen; Chen, King-Sheng; Wang, Jeff; Wan, Chia-Chen; Hsueh, Fu-Kuo; Lin, Horng-Chih; Chao, Tien-Sheng; Huang, Tiao-Yuan
國立交通大學 2017-04-21T06:49:10Z Comparisons on performance improvement by nitride capping layer among different channel directions nMOSFETs Tsai, Tzu-, I; Lee, Yao-Jen; Chen, King-Sheng; Wang, Jeff; Hsueh, Fu-Kuo; Lin, Horng-Chih; Huang, Tiao-Yuan

顯示項目 11-60 / 232 (共5頁)
1 2 3 4 5 > >>
每頁顯示[10|25|50]項目