English  |  正體中文  |  简体中文  |  Total items :0  
Visitors :  53278549    Online Users :  1005
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

"lin jai ming"

回到依作者瀏覽
依題名排序 依日期排序

顯示項目 11-25 / 25 (共1頁)
1 
每頁顯示[10|25|50]項目

機構 日期 題名 作者
國立成功大學 2011-07 UFO: Unified Convex Optimization Algorithms for Fixed-Outline Floorplanning Considering Pre-Placed Modules Lin, Jai-Ming; Hung, Zhi-Xiong
國立臺灣大學 2005 TCG: A transitive closure graph based representation for general floorplans Lin, Jai-Ming; Chang, Yao-Wen
臺大學術典藏 2005 TCG: A transitive closure graph based representation for general floorplans Lin, Jai-Ming; Chang, Yao-Wen; Lin, Jai-Ming; Chang, Yao-Wen
國立成功大學 2004-05-01 Reengineering windows software applications into reusable CORBA objects Lin, Jai-Ming; Hong, Z. W.; Fang, G. M.; Jiau, Hewi-Jin Christine; Chu, W. C.
國立臺灣大學 2004 TCG-S: Orthogonal Coupling of P^*-Admissible Representations for General Floorplans Lin, Jai-Ming; Chang, Yao-Wen
臺大學術典藏 2004 TCG-S: Orthogonal Coupling of P^*-Admissible Representations for General Floorplans Lin, Jai-Ming; Chang, Yao-Wen; Lin, Jai-Ming; Chang, Yao-Wen
國立臺灣大學 2003 Corner sequence: A P-admissible floorplan representation with a worst-case linear-time packing scheme Lin, Jai-Ming; Chang, Yao-Wen; Lin, Shih-Ping
臺大學術典藏 2003 Corner sequence: A P-admissible floorplan representation with a worst-case linear-time packing scheme Lin, Jai-Ming; Chang, Yao-Wen; Lin, Shih-Ping; Lin, Jai-Ming; Chang, Yao-Wen; Lin, Shih-Ping
南華大學 2002-10 Performance-driven placement for dynamically reconfigurable FPGAs 吳光閔;Wu, Guang-Ming;Lin, Jai-Ming;Chang, Yao-Wen
國立臺灣大學 2002 Performance-driven placement for dynamically reconfigurable FPGAs Wu, Guang-Ming; Lin, Jai-Ming; Chang, Yao-Wen
國立臺灣大學 2002 Arbitrarily shaped rectilinear module placement using the transitive closure graph representation Lin, Jai-Ming; Chen, Hsin-Lung; Chang, Yao-Wen
南華大學 2001-10 Generic ILP-based approaches for time-multiplexed FPGA partitioning 吳光閔;Wu, Guang-Ming;Lin, Jai-Ming;Chang, Yao-Wen
國立臺灣大學 2001 Matching-Based Algorithm for FPGA Channel Segmentation Design Chang, Yao-Wen; Lin, Jai-Ming; Wong, M. D. F.
國立臺灣大學 2001 Generic ILP-based approaches for time-multiplexed FPGA partitioning Wu, Guang-Ming; Lin, Jai-Ming; Chang, Yao-Wen
臺大學術典藏 2001 Matching-Based Algorithm for FPGA Channel Segmentation Design Chang, Yao-Wen; Lin, Jai-Ming; Wong, M. D. F.; Chang, Yao-Wen; Lin, Jai-Ming; Wong, M. D. F.

顯示項目 11-25 / 25 (共1頁)
1 
每頁顯示[10|25|50]項目